Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2006-10-30
2010-10-19
Shalwala, Bipin (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
Reexamination Certificate
active
07817129
ABSTRACT:
An integrated line selection apparatus within active matrix arrays is described. The circuit includes multiple gate line drive transistor devices, each gate line drive transistor device having a drain coupled to a gate line of multiple gate lines in a gate line driver circuit coupled to an active matrix array and a source to receive an input signal. The circuit further includes at least one address line transistor device corresponding to each gate line transistor device, each address line transistor device having a drain coupled to a gate of the corresponding gate line drive transistor device and a gate coupled to a corresponding address line, such that by asserting a predetermined combination of voltages on the plurality of address lines, a single gate line of said plurality of gate lines is selected to receive the input signal to be transmitted to a corresponding pixel within the corresponding active matrix array.
REFERENCES:
patent: 6535455 (2003-03-01), Hogan et al.
patent: 7573452 (2009-08-01), Nathan et al.
patent: 2005/0055387 (2005-03-01), Kuekes et al.
N. Mohan et al., “Stability Issues in Digital Circuits in Amorphous Silicon Technology,” Proceedings from IEEE CCECE, 2001, pp. 583-588, vol. 1, Toronto, Canada.
A. Kumar et al., “Amorphous Silicon Shift Registers for Display Drivers,” Journal of Vacuum Science & Technology A: Vacuum, Surfaces and Films, May 2004, pp. 981-986, vol. 22, Issue 3, Electrical and Computer Engineering, University of Waterloo, Ontario N2L3G1, Canada.
Jackson Warren
Luo Hao
Taussig Carl
Hewlett--Packard Development Company, L.P.
Holton Steven E
Shalwala Bipin
LandOfFree
Integrated line selection apparatus within active matrix arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated line selection apparatus within active matrix arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated line selection apparatus within active matrix arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4221650