Integrated limiter and method for producing an integrated...

Semiconductor device manufacturing: process – Making passive device

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S528000

Reexamination Certificate

active

06821860

ABSTRACT:

DESCRIPTION
The invention relates to a method according to the preamble of claim
1
and to an arrangement according to the preamble of claim
8
.
The invention relates to monolithically integrated circuits for microwaves and millimeter waves (MMICs) and in particular to the protection of sensitive receiver amplifiers (LNA) in transmitter-receiver modules (T/R modules) against excessively high HF input power, spikes or electromagnetic pulses.
From the prior art it is known that limiters with high power loss constructed from silicon PIN diodes can be used to protect low-noise receiver amplifiers operating in the frequency range of microwaves and millimeter waves. Heretofore a disadvantage of PIN diodes has been that they cannot be monolithically integrated. This in turn necessitates the production of separate components, which are subsequently incorporated in one circuit and which must be noise-adapted with respect to the different resistances, capacitances, inductances and parasitic values.
A PIN diode of mesa type and a monolithically integrated circuit arrangement with such a PIN diode, a resistor and a capacitor in different levels of a layered structure on a substrate are known, for example, from U.S. Pat. A 5,343,070.
In principle, such amplitude limiters can be used in three different modes of operation:
The conducting mode during reception of weak signals
The limiting mode during reception of high-power signals
The blocking mode, which can be selected remotely by a control signal, to isolate a receiver amplifier from the antenna.
An important consideration for an absorbing amplitude limiter is that, in limiting and blocking mode, the received signal must be absorbed in the limiter and not reflected back to the input of the circuit. Two possibilities are conceivable for designing such an absorbing limiter. The basis for both cases is what is known as a reflecting amplitude limiter, which is composed of quarter-wave lines and preferably two PIN diodes. The two PIN diodes are switched at the input and output sides, in each case against a reference potential.
From German Patent (DE) 19726070 there is known an absorbing amplitude limiter for HF signals with a reflecting limiter, which in particular is composed of a quarter-wave line and a diode that is switched at the input and output sides, in each case against a reference potential. The absorption circuit is provided with a load resistor as well as with a further quarter-wave line connected in series upstream from the limiter. On the input side this has a further diode and the load resistor disposed in series, and it is connected to the reference potential. An HF trap is connected in parallel with the load resistor. In addition, the amplitude limiter can be provided with a controller, which is connected via an additional HF trap to the reflectng limiter, so that the amplitude limiter can be switched between a conducting and a blocking mode.
DE 4136092 A1 teaches a limiter which is integrated into a circuit for microwaves and millimeter waves and which contains antiparallel-connected Schottky diodes, in order to achieve favorable leakage values and good flat leakage values. A diode barrier layer is formed by the barrier layer of a downstream field-effect transistor. The Schottky diodes are located in the transverse branch of a low-pass filter for noise adaptation for the downstream field-effect transistor. All parts are integrated monolithically on one substrate.
The method for production thereof involves a semi-insulating substrate, in which one or more semiconductor layers is or are grown epitaxially thereon and one or more semiconductor layers is or are etched to a mesa. A first set of metal layers is deposited on the substrate, including the mesa, in order to establish Schottky contacts with the underlying semiconductor layers. On the mesa, regions are defined for the Schottky diodes and the first set of metal layers is etched, so that the remaining metallization generates Schottky contacts in these regions. One or more insulating layers is or are deposited on the substrate, including the mesa and the Schottky contacts, and a first set of holes is etched in the insulating layers, in order to expose the semiconductor layers on the mesa. A second set of metal layers is deposited in this first set of holes, in order to establish ohmic contacts with the semiconductor layers. A second set of holes is etched in the insulating layers, in order to expose the Schottky contacts and to deposit a series of metal layers and oxides on the substrate, including the mesa and the first and second sets of holes. The series of layers is etched, in order to generate through an oxide layer present between the metal layers of the series and in order to establish an inductance through a metal layer of the series as well as to generate conductors that connect the ohmic contacts and the Schottky contacts to one another in such a way that the Schottky diodes form an antiparallel group of Schottky diodes integrated monolithically on the substrate. A first and a second Schottky diode are disposed in parallel and with opposite polarity between a first input node and an input node, wherein one of the conductors of the series forms a first end that represents a limiter output for connection of the low-noise amplifier while the; first input node is coupled to the conductor between its first and second end and while the first output node is connected to a reference ground.
A further integrated limiter with an array of antiparallel-connected Schottky diodes is known from U.S. Pat. No. 5,341,114.
The object of the invention is to provide an improved method for production and an arrangement of an integrated limiter.
The invention will be illustrated by the features of claim
1
as regards the method and by the features of claim
8
as regards the arrangement. The further claims contain advantageous embodiments and improvements of the invention.
The invention involves a method for production of an integrated limiter with PIN diodes, wherein a series of layers of a diode structure is deposited on a highly conductive n
+
substrate. By means of a mesa structure that extends into the n
+
substrate, at least one diode is created in this way. The diode is electrically connected by conductor tracks and the surface is covered with a first planarizing layer. On this first planarizing layer there is structured at least one ohmic resistor and there is deposited a first BCB insulating layer, through which diodes and resistor are interconnected by means of conductor tracks. A second planarizing layer is produced with a second BCB insulating layer. On the second planarizing layer there is formed at least one capacitor, which is also interconnected by means of conductor tracks with the diode and resistor via contact holes. A third planarizing layer is structured with a third BCB insulating layer and, via contact holes in the third planarizing layer, the structure is connected by means of conductor tracks and then contacted by connecting metallization. The thicknesses of the BCB layers are selected such that a TFM line (thin-film microstripe) with the least possible loss is formed between the substrate and the topmost metallization layer.
Improved ohmic contact is achieved by highly conductive n
++
contact implantation in the n
+
substrate, after which an additional first oxide layer is applied on the mesa structure as protection.
For passivation of the lateral flanks of the mesa structure, a sidewall spacer of silicon-rich silicon oxide or silicon nitride is formed.
An additional salicide layer is formed on the p-silicon layer of the mesa and of the substrate surface.
The integrated limiter with PIN diodes has the following structure:
at least one PIN diode is disposed on a highly conductive n+substrate in a first level,
at least one resistor is disposed in a second level,
at least one capacitor is disposed in a third level,
connecting metallization is applied on the third level and
the levels are interconnected as an integrated limiter.
A s

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated limiter and method for producing an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated limiter and method for producing an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated limiter and method for producing an integrated... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3309853

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.