Integrated inrush current limiter circuit and method

Details Integrated inrush current limiter circuit and method Integrated inrush current limiter circuit and method

2006-08-29

2006-08-29

Leja, Ronald W. (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

With specific current responsive fault sensor

C361S058000

Reexamination Certificate

active

07099135

ABSTRACT:
An inrush current limiter circuit (20) includes a detection circuit (30) that produces a control signal (VDRIVE) from a sense current (ISENSE). A power transistor responds to the control signal and has a source (51) coupled to an input node (12) to receive a supply voltage (ground) and a drain (53) for routing a load current (ILOAD) to an output node (45) as a protection signal (VSW). A sense transistor responds to the control signal and has a source scaled to the source of the power transistor and coupled to the input node to route a portion of the load current to the output node as the sense current.

REFERENCES:
patent: 5105251 (1992-04-01), Nakayama
patent: 5390069 (1995-02-01), Marshall
patent: 5488533 (1996-01-01), Cassidy
patent: 5587863 (1996-12-01), Bergstrom et al.
patent: 5877617 (1999-03-01), Ueda
patent: 6108182 (2000-08-01), Pullen

Affiliated with

Also associated with

Rating

Integrated inrush current limiter circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated inrush current limiter circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated inrush current limiter circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3693283