Integrated graphics subsystem with message-passing architecture

Details Integrated graphics subsystem with message-passing architecture Integrated graphics subsystem with message-passing architecture

1995-03-24

2000-02-15

Tung, Kee M.

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

345505, 345519, 345521, 345511, G06T 120

Patent

active

060258535

ABSTRACT:
A graphics processing chip which uses a deep pipeline of multiple asynchronous units to achieve a high net throughput in 3D rendering. Preferably reads and writes to a local buffer are provided by separate stages of the pipeline. Preferably some of the individual units include parallel paths internally. Preferably some of the individual units are connected to look ahead by more than one stage, to keep the pipeline filled while minimizing the use of expensive deep FIFOs.

REFERENCES:
patent: 4866637 (1989-09-01), Gonzalez-Lopez et al.
patent: 4949280 (1990-08-01), Littlefield
patent: 5392391 (1995-02-01), Caulk, Jr. et al.
patent: 5394524 (1995-02-01), DiNicola et al.
patent: 5440682 (1995-08-01), Deering
patent: 5568401 (1996-10-01), Narayanaswami
Open GL--Reference Manual, Release 1, by Open GL Architecture Review Board. Page--"The Open GL Machine The Open GL graphics System Diagram". Attach to end of the Book, 1992.
GLINT 300 SX Hardware Reference Manual, Version 1.6, Oct. 1994, 3Dlabs.
GLINT Programmer's Reference Manual, Version 2.0, Jul. 1994, 3Dlabs.
Watson, W.J., and H.M. Carr. "Operational Experiences with the TI Advanced Scientific Computer" AFIPS Conference Proceedings, v. 43, 1974, pp. 389-397.
L.E. Shar et al., "A MultiminiProcessor System Implemented Through Pipelineing" Computer, pp. 42-51 (1974).
J.E. Thornton, "Parallel Operation in the Control Data 6600," 26 AFIPS Conference Proceedings Part II, (1964).
Tom Jeffery, "The .mu.PD7281 Processor" 10 BYTE, pp. 237-246 (1985).
W. Wilcke, "MIMD Computers for Scientific Applications" 5 International Journal of High Speed Computing, pp. 403-411 (1993).
J. Canning et al., "The ULowell Dataflow Project" Seventeenth Annual ACM Computer Science Conference, p. 415 (1989).
W.J. Watson, "The TI ASC--A Highly Modular and Flexible Super Computer Architecture," AFIPS Proc. FJCC, pp. 221-228, (1972).
Felger et al., "The Visualization Input Pipeline--Enabling Semantic Interaction in Scientific Visualization" 11 Eurographics '92, pp. 139-151.
Duncan, "A survey of parallel computer architectures," 23 Computer 5 (1990).
J.E. Thornton, Design of a Computer: The Control Data 6600 Scott, Foresman.
Helgeson et al., "Display Processing for a Synthetic Vision System (SVS) Utilizing the VME Environment" Proceedings of 1992 IEEE, pp. 532-537 (1992).
Silicon Gate CMOS Digital Integrated Circuit.
Fujita et al., "A Dataflow Image Processing System TIP-4" Proceedings of the 5th International Conference on Image Analysis, pp. 734-741.
Iwashita et al., "A Fine Grained Data Flow Machine and its Concurrent Execution Mechanism" NEC Research and Development, pp. 63-72 (1989).
Temma et al., "A Flexible Pipeline Architecture VLSI for Image Processing" Proceedings of VLSI, pp. 987-990 (1987).
Temma et al., "Chip-Oriented Data-Flow Image Processor: TIP-3" Proceedings COMPCON, pp. 245-254 (1984).
A. Gunzinger et al., "The synchronous Dataflow Machine: a Heterogeneous Multiprocessor System for Image Processing," in From Pixels To Features II (North-Holland 1991).
M. Chase, "Pipelined Image Processor IC Speeds Imaging Tasks" 16 Digital Design, pp. 73-74 (1986).
Stokar, "SYDAMA-2: A Heterogenous Multiprocessor System for Real Time Image Processing" Transputer Systems--Ongoing Research (1992).
Iwashita et al., "A Data Flow Image Processor" 408-409.
X. Wu, "A Frame Buffer Architecture for Parallel Vector Generation" Graphics Interface, pp. 174-179 (1991).
Taniguchi et al., "A Distributed-Memory Multi-Thread Multiprocessor Architecture for Computer Vision and Image Processing" Proceeding of the 26th Hawaii International Conference on System Sciences, pp. 151-160 (1993).
Temma et al., "Data Flow Processor Chip for Image Processing" 32 IEEE Transactions on Electron Devices, pp. 1784-1791.
P.M. Kogge, "The Microprogramming of Pipelined Processors" Proc. 4th Ann. Conf. Computer Arch., pp. 63-69 (1977).
Arvind, "Executing a program on the MIT tagged-token dataflow architecture" 39 IEEE Trans. Computers, pp. 300-318 (1990).
Satpute et al., "QPDM based high resolution colour graphics controller board with VSM interface," 8 IETE Technical Review 212 (1991).
Xu and Alexander, "A high performance architecture for real-time signal processing and matrix operations," in 3 1992 IEEE International Symposium on Circuits and Systems 1057 (1992).
W.J. Watson, "The Texas Instruments Advanced Scientific Computer," Proc. COMPCON, IEEE No. 72CH0659-3C, pp. 291-293 (1972).
Apgar et al., "A Display System for the Stellar.TM. Graphics Supercomputer Model GS1000.TM." 22 Computer Graphics, pp. 255-262 (1988).
Priem, "Developing the GX Graphics Accelerator Architecture" IEEE Micro, pp. 44-54 (1990).
Deering et al., "The Triangle Processor and Normal Vector Shader: A VLSI Systen for High Performance Graphics" 22, Computer Graphics, pp. 21-30 (1988).
Deering, "Leo: A System for Cost Effective 3D Shaded Graphics" Computer Graphics, pp. 101-108 (1993).

Affiliated with

Also associated with

Rating

Integrated graphics subsystem with message-passing architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated graphics subsystem with message-passing architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated graphics subsystem with message-passing architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1909678