Integrated fault output/fault response delay circuit

Details Integrated fault output/fault response delay circuit Integrated fault output/fault response delay circuit

2007-02-08

2009-08-11

Pham, Toan N (Department: 2612)

Communications: electrical

Condition responsive indicating system

Specific condition

C340S641000, C340S650000, C340S653000, C324S509000, C324S537000, C361S094000

Reexamination Certificate

active

07573393

ABSTRACT:
A time delay fault device includes an integrated circuit (IC) having an electronic circuit having a fault indicator signal output and a time delay circuit having an input connected to the fault indicator signal output and an output to provide a delayed fault indicator signal output, the time delay circuit being responsive to an external voltage from a resistor capacitor network coupled to the delayed fault indicator signal output to set the time delay of the delayed fault indicator signal.

REFERENCES:
patent: 5332973 (1994-07-01), Brown et al.
patent: 5469476 (1995-11-01), Liao et al.
patent: 5673028 (1997-09-01), Levy
patent: 5754383 (1998-05-01), Huppertz et al.
patent: 7233161 (2007-06-01), Zettler
patent: 56019223 (1981-02-01), None
patent: 59103422 (1984-06-01), None
patent: 07193477 (1995-07-01), None
PCT/US2008/050569 International Search Report dated Jun. 11, 2008.

Affiliated with

Also associated with

Rating

Integrated fault output/fault response delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated fault output/fault response delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated fault output/fault response delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4069475