Boots – shoes – and leggings
Patent
1990-08-21
1991-09-17
Gruber, Felix D.
Boots, shoes, and leggings
364490, G06F 1560
Patent
active
050500910
ABSTRACT:
An electrical design system is described which integrates many analysis and synthesis tools in an environment of top-down circuit layout. The system allows electrical design in numerous technologies, including nMOS, CMOS, bipolar, printed circuit boards and others. Technologies and analysis or synthesis tools may be added or deleted easily, and different technologies may be employed in a single design. The system includes a database manager which maintains all information regarding the design of the circuit, and which is accessed by all of the analysis and synthesis tools to enable them to examine and modify the design.
The database itself is structured as a network of electrically connected and geometrically described components. Each component in the database is considered a node, and connections among components are considered as arcs. Changes are permitted only to nodes, and constraints are imposed only upon arcs. When components are changed, the effects of the changes are propagated to surrounding components by the arcs. In this manner the database manager insures that the circuit remains properly connected throughout the design process while allowing the propagation of changes up and down the hierarchy.
REFERENCES:
patent: 4495559 (1985-01-01), Gelatt et al.
patent: 4580228 (1986-04-01), Noto
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4613940 (1986-09-01), Shenton et al.
patent: 4615011 (1986-09-01), Linsker
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4636965 (1987-01-01), Smith et al.
patent: 4686629 (1987-08-01), Noto et al.
patent: 4789944 (1988-12-01), Wada et al.
patent: 4831524 (1989-05-01), Furgerson
Chu, Kung-Chao et al.; A Database Driven VLSI Design System, IEEE Transact on Computer Aided Design, vol. CADS, No. 1, Jan. 1986, 180-187.
Trimberger: Automating Chip Layout Spectrum (IEEE), Jun. 1982, vol. 19, No. 6, pp. 38-45.
Wederhold et al.: A Database Approach to Communication in VLSI Design, IEEE Transactions on Computer Aided Design, vol. CAD-1, No. 2, Apr. 1982, pp. 57-63.
Ousterhout, John K., "Caesar: An Interactive Editor for VLSI Layouts", VLSI Design (4th Quarter, 1981), pp. 34-38.
Gordon, M., "A Very Simply Model of Sequential Behaviour of nMOS", VLSI '81, (Aug. 1981), Academic Press (Gray, ed.), pp. 85-94.
Weste, Neil, "Virtual Grid Symbolic Layout", Best Paper, 18th Design Automation Conference (1981 IEEE), pp. 2-10.
Williams, John D., "STICKS--A Graphical Compiler for High Level LSI Design", Proceedings of AFIPS Conference 47 (Jun. 1978), pp. 289-295.
Electric Editor, Inc.
Gruber Felix D.
LandOfFree
Integrated electric design system with automatic constraint sati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated electric design system with automatic constraint sati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated electric design system with automatic constraint sati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1922239