Electric power conversion systems – Current conversion – With voltage multiplication means
Patent
1989-10-10
1991-03-12
Wong, Peter S.
Electric power conversion systems
Current conversion
With voltage multiplication means
307110, 320 1, 363 63, H02M 318
Patent
active
049997610
ABSTRACT:
A monolithic integrated circuit containing an inverting
on-inverting voltage doubler charge pump circuit is disclosed for converting a unipolar supply voltage to a bipolar supply voltage of a greater magnitude. A dual-collector lateral junction transistor, formed during the conventional CMOS processing steps used to fabricate the MOS switches, is connected as a voltage clamp between a ground potential and the two bipolar DC output lines of the power supply circuit to assure correct start-up conditions for the circuit. Gain reduction devices are placed in the semiconductor substrate to collect minority carriers which would otherwise be injected into inherent parasitic four layer PNPN junction devices created as a result of the architecture of the circuit, to prevent latch-up of the four layer devices. In a preferred embodiment, an RS-232 receiver and transmitter are contained on the same monolithic integrated circuit as the dual charge pump power supply.
REFERENCES:
patent: 3470443 (1969-09-01), Berry et al.
patent: 3731112 (1973-05-01), Smith
patent: 3878450 (1975-04-01), Greatbatch
patent: 3942047 (1976-03-01), Buchanan
patent: 3943428 (1976-03-01), Whidden
patent: 3955269 (1976-05-01), Magdo et al.
patent: 3955353 (1976-05-01), Astle
patent: 3975671 (1976-08-01), Stoll
patent: 4016596 (1977-04-01), Magdo et al.
patent: 4047091 (1977-09-01), Hutchines et al.
patent: 4061929 (1977-12-01), Asano
patent: 4068295 (1978-01-01), Portmann
patent: 4106086 (1978-08-01), Holbrook et al.
patent: 4186436 (1980-01-01), Ishiwatari
patent: 4321661 (1982-03-01), Sano
patent: 4326192 (1982-04-01), Merrill et al.
patent: 4348597 (1982-09-01), Weber
patent: 4442591 (1984-04-01), Haken
patent: 4460952 (1984-07-01), Risinger
patent: 4472791 (1984-09-01), Haken
patent: 4485433 (1984-11-01), Topich
patent: 4571505 (1986-02-01), Eaton, Jr.
patent: 4636930 (1987-01-01), Bingham et al.
patent: 4662057 (1987-05-01), Yasuoka et al.
patent: 4679134 (1987-07-01), Bingham et al.
patent: 4777577 (1988-10-01), Bingham et al.
patent: 4797899 (1989-01-01), Bingham et al.
patent: 4798974 (1989-01-01), Reczek et al.
patent: 4809152 (1989-02-01), Bingham et al.
patent: 4812961 (1989-03-01), Essaff et al.
patent: 4871927 (1989-10-01), Dallavalle
Intersil, Inc., Principles and Applications of the ICL7660 CMOS Voltage Converter, Bradshaw, Peter and Bingham, Dave, 1981.
Intersil, Inc., ICL7660 Monolithic MAXCMOS Voltage Converter, 1983/84.
Latchup in CMOS Technologies, Troutman, Ronald R., May 1987.
Alexander, Mark; Precision Monolithics, Inc.; Preliminary Application Note AN-109; "Understanding and Preventing Latchup in CMOS DACs".
Vittoz, Eric A.; IEEE Journal of Solid-State Circuits, vol. SC-18, No. 3, Jun. 1983; "MOS Transistors Operated in the Lateral Bipolar Mode and Their Intersil; IH5040-IH5047, pp. 8-72-8-76, 17-131-17-132; "High-Level CMOS Analog Switch".
Vinsant, Ron; Teledyne Semiconductor CMOS Application Note 31; pp. 17-129-30, "Latch Up Protection of CMOS ICs" .
Gregory, B. L., et al.; Sandia Laboratories; pp. 293-299; "Latch-Up in CMOS Integrated Circuits".
Dawes, W. R. Jr., et al.; Sandia Laboratories; IEEE Transactions on Nuclear Science, vol. NS-23, No. 6, Dec. 1976; "Prevention of CMOS Latch-UP by Gold Doping", pp. 2027-2030.
Schroeder, J. E., et al.; IEEE Transactions on Nuclear Science, vol. NS-27, No. 6, Dec. 1980; pp. 1735-1738; "Latch-Up Elimination in Bulk CMOS LSI Circuits."
Dressendorfer, P. V., et al.; IEEE Transaction on Nuclear Science, vol. NS-28, No. 6, Dec. 1981; pp. 4288-4291; "An Analysis of the Modes of Operation of Parasitic SCRs".
Ochoa, A. Jr., et al.; IEEE Transactions on Nuclear Science, vol. NS-28, No. 6, Dec. 1981; pp. 4292-4294; "A Discussion of the Role of Distributed Effects in Latch-Up."
Electronics Industry, Oct. 1983; "Enhancements Eliminate CMOS SCR Latch-Up".
Troutman, Ronald R., et al.; IEEE Transactions on Electron Devices, vol. ED-30, No. 2, Feb. 1983; pp. 170-179; "A Transient Analysis of Latchup in Bulk CMOS".
Troutman, Ronald R., et al.; IEEE Transactions on Electron Device, vol. ED-31, No. 3, Mar. 1984; pp. 315-321; "Layout and Bias Considerations for Preventing Transiently Triggered Latchup in CMOS".
Rung, Robert D., et al.; IEEE Transactions on Electron Devices, vol. ED-30, No. 12, Dec. 1983; pp. 1647-1655; "DC Holding and Dynamic Triggering Characteristics of Bulk CMOS Latchup".
Wakeman, Larry; National Semiconductor Application Note 339; MM54HC/74HC High Speed MicroCMOS Logic Family Databook; 1983; pp. 2-43-2-50; "National's Process Enhancements Eliminate the CMOS SCR Latch-Up Problem in 54HC/74HC Logic".
Texas Instruments; The Line Driver and Line Receiver Data Book, 1981; Bulletin No. DL-S 11428, pp. 153-156.
Motorola Linear Interface Integrated Circuits; Series C, 1979; pp. 5-32-5-37.
Vinsant, Ron; Teledyne Semiconductor Application Hints: Using the TSC232, Application Note 34.
Allen Charles M.
Bingham David
Maxim Integrated Products
Todd Voeltz Emanuel
Wong Peter S.
LandOfFree
Integrated dual charge pump power supply and RS-232 transmitter/ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated dual charge pump power supply and RS-232 transmitter/, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated dual charge pump power supply and RS-232 transmitter/ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-452209