Integrated device structure prediction based on model curvature

Details Integrated device structure prediction based on model curvature Integrated device structure prediction based on model curvature

1999-12-07

2003-11-04

Broda, Samuel (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

C703S001000, C703S002000, C716S030000, C716S030000

Reexamination Certificate

active

06643616

ABSTRACT:

FIELD OF THE INVENTION
The invention relates to structure modeling and prediction. More specifically, the invention relates to predicting a physical structure, for example, integrated circuit structures, based on information derived from contour representations.
BACKGROUND OF THE INVENTION
As integrated circuits (ICs) become more dense, the widths of lines and components, as well as the separation between lines becomes increasingly smaller. Currently, deep sub-micron (<0.25 &mgr;m) processes are being used. However, with deep sub-micron processes, silicon yield is affected by several factors including reticle/mask pattern fidelity, optical proximity effects, and diffusion and loading effects during resist and etch processing. Typical problems include line-width variations that depend on local pattern density and topology and line end pullback.
Optical and process correction (OPC) can be used to improve image fidelity. Optical proximity correction is a subset of optical and process correction. OPC techniques include, for example, introduction of additional structures to the IC layout that compensate for various process distortions. Two general categories of OPC are currently in use: rule-based OPC and model-based OPC. In rule-based OPC, a reticle layout is modified according to a set of fixed rules for geometric manipulation. However, rule-based OPC has limited capability and when more complex OPC is desired, model-based OPC is used.
In model-based OPC, an IC structure to be formed is modeled and a threshold that represents the boundary of the structure on the wafer can be determined from simulated result generated based on the model used. Simple forms of model-based OPC generate a simulated aerial image, I(x, y), having a threshold, I
th
, to predict the structure to be manufactured.
A more sophisticated and accurate model-based OPC technique, referred to as the Variable Threshold Resist (VTR) model, allows the threshold, I
th
, to take on multiple values. The VTR model is described by Cobb, et al., “Mathematical and CAD Framework for Proximity Correction,” Optical Microlithography IX, Proc. SPIE 2726, pp. 208-222 (1996); Cobb, et al., “Experimental Results in Optical Proximity Correction with Variable Threshold Resist Model,” Optical Microlithography X, SPIE 3051, pp. 458-468 (1998); and Nicholas B. Cobb, “Fast Optical and Process Proximity Correction Algorithms for Integrated Circuit Manufacturing,” PhD dissertation, Univ. Cal. Berkeley (1998).
FIG. 1
is one embodiment of contours representing an integrated circuit line end based on a Variable Threshold Resist (VTR) model. In general, the VTR model is used to determine characteristics of the integrated circuit structure where the threshold,
I
th
=
f
⁡
(
I
max
,
∂
I
∂
x
⁢
|
max
)
,
is a function of two variables, maximum intensity, I
max
, and maximum slope,
∂
I
∂
x
&RightBracketingBar;
max
,
as measured along a one-dimensional cut-line through the x-axis of the simulated result. As illustrated in
FIG. 1
, the x-axis orientation is parallel to one of the axes used in the integrated circuit layout. The slope determined from the simulated result can be used to modify the design of the integrated circuit.
The VTR model has been used to provide improved IC manufacturing; however, for certain situations, for example, line-end shortening, rule-based OPC can still provide better correction. Therefore, it is desirable to have an improved model-based OPC model.
SUMMARY OF THE INVENTION
Methods and apparatuses for structure prediction based on model curvature are described. A predicted curvature for a structure to be realized is determined. The structure can be, for example, an integrated circuit structure on a layer of an integrated circuit. The predicted curvature is used to determine a predicted boundary of the structure. Based on the predicted boundary of the integrated circuit structure to be realized, the layout of the integrated circuit structure can be modified.


REFERENCES:
patent: 5815685 (1998-09-01), Kamon
patent: 5825647 (1998-10-01), Tsudaka
patent: 6033814 (2000-03-01), Burdorf et al.
patent: 6080527 (2000-06-01), Huang et al.
patent: 6120952 (2000-09-01), Pierrat et al.
patent: 6226781 (2001-05-01), Nistler et al.
patent: 6249904 (2001-06-01), Cobb
patent: 6269472 (2001-07-01), Garza et al.
patent: 6301697 (2001-10-01), Cobb
patent: 6312854 (2001-11-01), Chen et al.
patent: 6370679 (2002-04-01), Chang et al.
Washington, Allyn. Basic Technical Mathematics with Calculus, Second Edition. 1970. pp. 245-247,260-262,505-525.*
Schellenberg, F.M. “Design for Manufacturing in the Semiconductor Industry: The Litho / Design Workshops”, Proceeding , 12th Int'l Conference on VLSI Design, 1999. Jan. 7-10, 1999.*
Schellenberg, Frank M. “Sub-Wavelength Lithography Using OPC”, Semiconductor Fabtech, Edition 9, Mar. 1999.*
SPIE Proceedings vol. 3873. 19th Annual Symposium on Photomask Technology, Editors: Abboud, Frank et al. Published 1999. p. 21.*
SPIE Proceedings vol. 2726. Optical Microlithography IX, Editors: Fuller, Gene et al. Published 1996. p. 15.*
Benchmark Technologies, OPC Reference Standard (J111A) Reticle. Oct. 12, 1999.*
Mentor Graphics Intrenet Site, Technical Papers, “Resolution Enhancement Technologies (OPC/PSM)”. Jul. 16, 2002.*
Rieger et al. “Using Behavior Modeling for Proximity Correction”. Proc. SPIE vol. 2197, Optical/Laser Microlithography VII, pp. 371-376. May 1994.*
Stirniman et al. “Optimizing Proximity Correction for Wafer Fabrication Processes”. Proc. SPIE vol. 2322, 14thAnnual Bacus Symposium on Photomask Technology and Management. pp. 239-246. Dec. 1994.*
“Fast Optical and Proscess Proximity Correction Algorithms for Integrated Circuit Manufacturing,”Nicolas Bailey Cobb, PhD Dissertation, University of California at Berkeley, pp. 64-71, Spring 1988.
“Lithography Simulation with Aerial Image—Variable Threshold Resist Model” John Randall et al., International Conference on Mirco and Nano Engineering vol. 46, pp. 59-60, Sep. 1998.
“Mathematical and CAD Framework for Proximity Correction” Nick Cobb et al., Optical Microlithography IX, SPIE- The International Society for Optical Engineering vol. 2726, pp. 208-222, Mar. 1996.
“Experimental Results on Optical Proximity Correction with Variable Threshold Resist Model” Nick Cobb et al., Optical Microlithography X, SPIE- The International Society for Optical Engineering vol. 3051, pp. 458-468, Mar. 1997.
Schellenberg, et al., “SEMATECH J111 Project: OPC Validation,” Proc. SPIE Optical Microlithography XI, Luc Van den Hove, ed., vol. 3334, 1998, pp. 892-911.
Spence, et al., “Integration of Optical Proximity Correction Strategies in Strong Phase Shifers Design for Poly-Gate Layers,” Paper No. 3873-273 in Proc. SPIE 19th Annual Symposium of Photomask Technology, Gene E. Fuller, ed., vol. 3873, 1999, pp., 277-287.

Affiliated with

Also associated with

Rating

Integrated device structure prediction based on model curvature does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated device structure prediction based on model curvature, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated device structure prediction based on model curvature will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3179217