Integrated delay circuit for digital signals

Details Integrated delay circuit for digital signals Integrated delay circuit for digital signals

1984-02-15

1986-10-21

Miller, Stanley D.

Electrical transmission or interconnection systems

With nonswitching means responsive to external nonelectrical...

Temperature responsive

307594, 307269, 307602, 328 63, H03K 513, H03L 700

Patent

active

046187880

ABSTRACT:
A delay circuit provides adjustable delay in constant increments. In order to achieve adjustable but constant delay times of a chain of inverter pairs, each pair is completed by a capacitor, a third inverter, and a transfer transistor the gate of which is fed by a voltage controlling the pair delay time. This voltage is generated by a control circuit measuring the actual delay time of the chain with respect to the period of a constant clock signal.

Affiliated with

Also associated with

Rating

Integrated delay circuit for digital signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated delay circuit for digital signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated delay circuit for digital signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1291626