Coded data generation or conversion – Digital code to digital code converters – Tree structure
Patent
1995-10-20
1997-03-18
An, Meng-Ai T.
Coded data generation or conversion
Digital code to digital code converters
Tree structure
341155, 341157, 341158, 36494832, 364229, 3642292, 364DIG1, G06F 1100, G06F 1516
Patent
active
056131496
ABSTRACT:
An integrated circuit structure for use in identifying a value of an analog signal includes a central processing unit that executes instructions to perform data processing operations. The data processing operations include a successive approximation analog-to-dialog conversion operation to provide a digital value based upon an input data signal. A pulse with modulation (PWM) element converts the digital value to a square-wave output signal having a duty cycle corresponding to the digital value. A PWM element is adapted for connection to a low pass filter such that the square-wave output signal is provided as an input to the low pass filter. The low pass filter provides an output analog signal corresponding to the duty cycle of the square-wave output signal. An input port is adapted for connection to an output of a comparator. The comparator receives as inputs the output analog signal the low pass filter and the analog signal. The input port is connected to provide the output of the comparator as the input data signal to the central processing unit.
REFERENCES:
patent: 3686487 (1972-08-01), Tripp
patent: 4594651 (1986-06-01), Jaswa et al.
patent: 4686437 (1987-08-01), Langley et al.
patent: 4799144 (1989-01-01), Parruck et al.
patent: 4825452 (1989-04-01), Wong
patent: 4860191 (1989-08-01), Nomura et al.
patent: 4933535 (1990-06-01), Zabinski
patent: 4991169 (1991-02-01), Davis et al.
patent: 5029204 (1991-07-01), Shenoi et al.
patent: 5063383 (1991-11-01), Bobba
patent: 5122800 (1992-06-01), Philipp
patent: 5185607 (1993-02-01), Lyon et al.
patent: 5189421 (1993-02-01), Daugherty
patent: 5192999 (1993-03-01), Graczyk et al.
patent: 5200981 (1993-04-01), Carmon
patent: 5208832 (1993-05-01), Greiss
patent: 5225889 (1993-07-01), Fritze et al.
patent: 5245632 (1993-09-01), Greiss et al.
patent: 5291140 (1994-03-01), Wagner
patent: 5293586 (1994-03-01), Yamazaki et al.
patent: 5329281 (1994-07-01), Baumgartner et al.
patent: 5355136 (1994-10-01), Katagiri
patent: 5414862 (1995-05-01), Suzuki et al.
Ruby B. Lee, "HP Precision: A Spectrum Architecture", Hewlett Packard Co., IEEE 1989, pp. 242-251.
Coby Hanoch et al, "Functional Design Verification of the NS32FX16", IEEE May 3, 1991, pp. 297-300.
David Fotland et al, "Hardware Design of the First HP Precision Architecture Computers", Hewlett Packard Journal, Mar. 1987, pp. 4-17.
Ohad Falick et al, "NSC's Digital Answering Machines Solution", IEEE 1992, pp. 132-137.
Sorin Iacobovici, "A Pipelined Interface for High Floating-point Performance with Precise Exceptions", IEEE Jun. 1988, pp. 77-87.
Intrater et al, "Application Specific Microprocessor"; IEEE 1990, pp. 351-354.
Shacham et al, "Architecture Considerations for SF-Core Based Microprocessor"; IEEE Mar. 1991, pp. 21-24.
"High Performance FAX Processor", by National Semiconductor, NS32FX16-15/NS32 FX16-20/NS32FX16-25, pp. 1-84, Jan. 1990.
Afek Yachin
Intrater Gideon
Oz Oved
An Meng-Ai T.
National Semiconductor Corporation
LandOfFree
Integrated data processing system utilizing successive approxima does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated data processing system utilizing successive approxima, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated data processing system utilizing successive approxima will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1713732