Boots – shoes – and leggings
Patent
1994-09-16
1996-02-13
An, Meng-Al
Boots, shoes, and leggings
36494832, 364229, 3642292, 364DIG1, 341157, 341155, 341164, G06F 1100, G06F 1516
Patent
active
054918286
ABSTRACT:
An integrated data processing system includes a shared internal bus for transferring both instructions and data. A shared bus interface unit is connected to the shared internal bus and connectable via a shared external bus to a shared external memory array such that instructions and data held in the shared external memory array are transferrable to the shared internal bus via the shared bus interface unit. A general purpose (GP) central processing unit (CPU) is connected to the shared internal bus for retrieving GP instructions. The GP CPU includes an execution unit for executing GP instructions to process data retrieved by the GP CPU from the shared internal bus. A digital signal processor (DSP) module connected to the shared internal bus, the DSP module includes a signal processor for processing an externally-provided digital signal received by the DSP module by executing DSP command-list instructions. Execution of DSP command-list code instructions by the DSP module is independent of and in parallel with execution of GP instructions by the GP CPU. A shared internal memory that holds command-list code instructions and is connected for access by the DSP module for retrieval of command-list code instructions for execution by the DSP module and for access by the GP CPU for storage and retrieval of instructions and data.
REFERENCES:
patent: 3686487 (1972-08-01), Tripp
patent: 4594651 (1986-06-01), Jaswa et al.
patent: 4686437 (1987-08-01), Langley et al.
patent: 4799144 (1989-01-01), Parruck et al.
patent: 4825452 (1989-04-01), Wong
patent: 4860191 (1989-08-01), Nomura et al.
patent: 4933534 (1990-06-01), Zabinski
patent: 4991169 (1991-02-01), Davis et al.
patent: 5029204 (1991-07-01), Shenoi et al.
patent: 5063383 (1991-11-01), Bobba
patent: 5122800 (1992-06-01), Philipp
patent: 5185607 (1993-02-01), Lyon et al.
patent: 5189421 (1993-02-01), Daugherty
patent: 5192999 (1993-03-01), Graczyk et al.
patent: 5200981 (1993-04-01), Carmon
patent: 5208832 (1993-05-01), Greiss
patent: 5225889 (1993-07-01), Fritze et al.
patent: 5245632 (1993-09-01), Greiss et al.
patent: 5291140 (1994-03-01), Wagner
patent: 5293586 (1994-03-01), Yamazaki et al.
patent: 5329281 (1994-07-01), Baumgartner et al.
patent: 5355136 (1994-10-01), Katagiri
patent: 5414862 (1995-05-01), Suzuki et al.
Ruby B. Lee, "HP Precision: A Spectrum Architecture", Hewlett Packard Co. IEEE 1989, pp. 242-251.
Fotland, David; "Hardware Design of the First HP Precision Architecture Computer" Hewlett Packard Journal, Mar. 1987, pp. 4-17.
Ohad Falik et al; "NSC's Digital Answering Machines Solution"; IEEE 1992, pp. 132-137.
Hanoch C. et al.; "Functional Design Verification of the NS32FX16"; IEEE May 3, 1991.
"A pipelined interface for high floating-point performance with precise exceptions"; IEEE Jun. 1988, pp. 77-87; Sorin Iocabovici.
"Application Specific Microprocessor"; IEEE 1990, pp. 351-354; Intrater et al.
"Architecture Considerations for SF-Core Based Microprocessor"; IEEE 1991; pp. 21-23, Shacham et al.
"High performance tax processor"; by National Semiconductor NSFX 16-15/NS 32FX16; pp. 1-84; 1990.
Afek Yachin
Intrater Gideon
Oz Oved
An Meng-Al
National Semiconductor Corporation
LandOfFree
Integrated data processing system having CPU core and parallel i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated data processing system having CPU core and parallel i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated data processing system having CPU core and parallel i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-247226