Integrated CPU core and parallel, independently operating DSP mo

Details Integrated CPU core and parallel, independently operating DSP mo Integrated CPU core and parallel, independently operating DSP mo

1994-09-06

1996-12-31

Bowler, Alyssa H.

Boots, shoes, and leggings

364DIG2, 3649483, 36494832, 364DIG1, 364229, 3642292, 3642322, G06F 1312, G06F 1324

Patent

active

055903576

ABSTRACT:
An integrated data processing system includes a shared internal bus for transferring both instructions and data. A shared bus interface unit is connected to the shared internal bus and connectable via a shared external bus to a shared external memory array such that instructions and data held in the shared external memory array are transferrable to the shared internal bus via the shared bus interface unit. A general purpose (GP) central processing unit (CPU) is connected to the shared internal bus for retrieving GP instructions. The OP CPU includes an execution unit for executing GP instructions to process data retrieved by the GP CPU from the shared internal bus. A digital signal processor (DSP) module connected to the shared internal bus, the DSP module includes a signal processor for processing an externally-provided digital signal received by the DSP module by executing DSP command-list instructions. Execution of DSP command-list code instructions by the DSP module is independent of and in parallel with execution of GP instructions by the GP CPU. A shared internal memory that holds command-list code instructions and is connected for access by the DSP module for retrieval of command-list code instructions for execution by the DSP module and for access by the GP CPU for storage and retrieval of instructions and data.

REFERENCES:
patent: 5200981 (1993-04-01), Carmon
patent: 5291614 (1994-03-01), Baker et al.
patent: 5293586 (1994-03-01), Yamazaki et al.
Rothlistberger, "A Standard Bus for Multiprocessor Architecture"; Euromicro, Oct. 1977 pp. 23-34.
Hennesy et al. Computer Architecture A Quantitative Approach, p. 580 1990.
Lee; "HP Precision: A Spectrum Architecture" 1989.
Fotland et al. "Hardware Design of the First HP Precision Architecture Computers" H.-P Journal Mar. 1987.
Shachamm et al. "Architectural Considerations for SF-core Based Microprocessor" Oct. 1991, IEEE.
Iacobovici "A pipelined Interface for Floating Point Performance with Precise Exception" IEEE Micro Jun. 1988.
Intrater et al. "Application Specific Microprocessors" IEEE; Sep. 1990.
National Semiconductor NS32FX16-15/NS32FX 16-20/NS32FX16-25 High Performance Fax Processor Jan. 1990.
National Semiconductor Corporation data sheet, "NS32GX320-20/NS32GX320-25/NS32GX320-30 High Performance 32-Bit Integrated System Processor," dated Apr. 1991 (in particular, sec. 3.5.1.6, Bus Arbitration at pp. 15 et seq.).

Affiliated with

Also associated with

Rating

Integrated CPU core and parallel, independently operating DSP mo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated CPU core and parallel, independently operating DSP mo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated CPU core and parallel, independently operating DSP mo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1150149