Patent
1997-08-28
1998-08-04
Lee, Thomas C.
395308, G06F 1300
Patent
active
057908842
ABSTRACT:
The pin count of an integrated ISA-type bus controller and PCMCIA-type bus controller is reduced by utilizing a single external bus which supports both ISA-type and PCMCIA-type devices, and by placing control over the bus with the controller that controls the device that corresponds with the input address ADD.
REFERENCES:
patent: 3902162 (1975-08-01), Parkinson et al.
patent: 4245307 (1981-01-01), Kapeghian et al.
patent: 4257095 (1981-03-01), Nadir
patent: 4263650 (1981-04-01), Bennett et al.
patent: 4815034 (1989-03-01), Mackey
patent: 5131081 (1992-07-01), MacKenna et al.
patent: 5189319 (1993-02-01), Fung et al.
patent: 5204953 (1993-04-01), Dixit
patent: 5254888 (1993-10-01), Lee et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5404473 (1995-04-01), Papworth et al.
patent: 5408626 (1995-04-01), Dixit
Serra, Micaela & Dervisoglu, Bulent I, "Testing", Chapter 79, The Electrical Engineering Handbook, Richard C. Dorf, Editor-in-Chief, pp. 1808-1837, CRC Press.
L-T Wang et al., "Feedback Shift Registers For Self-Testing Circuits", VLSI Systems Design, Dec. 1986.
Masakazu Shoji, "CMOS Dynamic Gates", Chapter 5, AT&T CMOS Digital Circuit Technology, Prentice Hall, 1988, pp. 210-257.
Guthrie, Charles, "Power-On Sequencing For Liquid Crystal Displays; Why, When, And How", Sharp Application Notes, Sharp Corporation, 1994, pp. 2-1 thru 2-9.
Bernd Moeschen, "NS32SP160--Feature Communication Controller Architecture Specification", National Semiconductor, Rev. 1.0, May 13, 1993.
Agarwal, Rakesh K., 80.times.86 Architecture and Programming, vol. II: Architecture Reference, Chapter 4, Prentice Hall, 1991, pp. 542-543.
Inte1486 Microprocessor Family Programmer's Reference Manual, Intel Corporation, 1993.
"8237A High Performance Programmable DMA Controller (8237A, 8237A-4, 8237A-5)", Peripheral Components, Intel, 1992, pp. 3-14 thru 3-50.
Kane, Gerry, "R2000 Processor Programming Model", Chapter 2, MIPS RISC Architecture, MIPS Computer Systems, Inc.
Hennessy, John, et al., "Interpreting Memory Addresses", Computer Architecture A Quantitative Approach, pp. 95-97, Morgan Kaufmann Publishers, Inc. 1990.
PowerPC601 Reference Manual, IBM, 1994, Chapter 9, "System Interface Operation", pp. 9-15 thru 9-17.
Intel Corp. Microsoft Corp., Advanced Power Management (APM) BIOS Interface Specification, Revision 1.1, Sep. 1993.
Intel Corporation, i486 Micro Processor Hardware Reference Manual, Processor Bus, pp. 3-28 thru 3-32.
IBM Technical Disclosure Bulletin, vol. 37, No. 7, "Multiple-Mode Selector for Input-Output Circuitryt" pp. 341-342, Jul. 1994.
Miller William Vincent
Weinman David Scott
Chen Anderson I.
Lee Thomas C.
National Semiconductor Corporation
LandOfFree
Integrated controller with first and second controller controlli does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated controller with first and second controller controlli, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated controller with first and second controller controlli will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1190013