Coded data generation or conversion – Converter calibration or testing
Patent
1993-09-28
1998-10-06
Williams, Howard L.
Coded data generation or conversion
Converter calibration or testing
341110, 341143, H03M 110
Patent
active
058183701
ABSTRACT:
A calibrated digital-to-analog converter (DAC) is provided that includes a DAC having an interpolation circuit (40) and delta-sigma converter (44). The output of the delta-sigma converter (44) is input to a one-bit DAC (48) and the output thereof filtered by an analog low pass filter section (50). During a calibration procedure, a calibrated analog-to-digital converter (ADC) (22) is utilized that is operable to receive the analog output of the DAC with a "0" value input thereto through a multiplexer (58). The output of the ADC (22) represents the inherent error in the delta-sigma converter (44) and the analog filter section (50). This is stored in a register (62). In a second step of the operation, the contents of the register (62) are input through the interpolation circuit for interpolation thereof and storage in an offset register/latch circuit (56). The contents of the latch (56) are input to a summing junction (54) which, in normal operation, are summed with the output of the interpolation circuit (40) for input to the delta-sigma converter (44). By disposing the summing junction (54) between the interpolation circuit (40) and the delta-sigma modulator (44), the bit load on the input of the interpolation (40) can be reduced. By utilizing the interpolation circuit (40) in the calibration procedure, the gain thereof can be compensated for in the value stored in the register/latch (56).
REFERENCES:
patent: 3725903 (1973-04-01), Kosakowski
patent: 4186384 (1980-01-01), Acker
patent: 4222107 (1980-09-01), Mrozowski et al.
patent: 4272760 (1981-06-01), Prazak et al.
patent: 4338589 (1982-07-01), Engel et al.
patent: 4340882 (1982-07-01), Maio et al.
patent: 4350975 (1982-09-01), Haque et al.
patent: 4364027 (1982-12-01), Murooka
patent: 4381495 (1983-04-01), Hotta et al.
patent: 4509037 (1985-04-01), Harris
patent: 4588979 (1986-05-01), Adams
patent: 4633425 (1986-12-01), Senderowicz
patent: 4674062 (1987-06-01), Premerlani
patent: 4796004 (1989-01-01), Rich et al.
patent: 4829236 (1989-05-01), Brenardi et al.
patent: 4835535 (1989-05-01), Shibayama et al.
patent: 4943807 (1990-07-01), Early et al.
patent: 5087914 (1992-02-01), Sooch et al.
Matsuya, Yasuyuki, Kuniharu Uchimura, Atushi Iwata and Takao Kaneko, "A 17-bit Oversampling D-to-A Conversion Technology Using Multistage Noise Shaping", IEEE, 1989.
"Self-Calibrating High Resolution True 16-Bit Digital-to-Analog Converter", Burr-Brown Research Corporation Brochure, 1981.
Prazak, Paul and Andrij Mrozowski, "Correcting errors digitally in data acquisition and control", Electronics, Nov. 22, 1979, pp. 123-1298.
Schildwach, Bernd and Karl-Heinz Stroetzel, Abgleich und Prufung von Analog-Digital and Digital Analog Umsetzern.
Duffy Michael L.
Sooch Navdeep Singh
Crystal Semiconductor Corporation
Williams Howard L.
LandOfFree
Integrated CODEC with a self-calibrating ADC and DAC does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated CODEC with a self-calibrating ADC and DAC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated CODEC with a self-calibrating ADC and DAC will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-83095