Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1981-04-13
1983-02-15
Roy, Upendra
Metal working
Method of mechanical manufacture
Assembling or joining
29571, 29577C, 148 15, 148187, 357 44, 357 91, H01L 2704, H01L 21263, H01L 2122
Patent
active
043732534
ABSTRACT:
A process for fabricating JFET devices into a conventional CMOS monolithic IC. The combination of devices provides linear circuit operation with low noise characteristics.
REFERENCES:
patent: 3697827 (1972-10-01), Simon
patent: 3983620 (1976-10-01), Spadea
patent: 4176368 (1979-11-01), Compton
patent: 4212025 (1980-07-01), Hirasawa et al.
patent: 4217149 (1980-08-01), Sawazaki
patent: 4233615 (1980-11-01), Takemoto et al.
patent: 4244752 (1981-01-01), Henderson et al.
patent: 4280272 (1981-07-01), Egawa et al.
Khadder Wadie N.
Solomon James E.
Wang Jia-Tarng
National Semiconductor Corporation
Roy Upendra
Schulte Neil B.
Winters Paul J.
Woodward Gail W.
LandOfFree
Integrated CMOS process with JFET does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated CMOS process with JFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated CMOS process with JFET will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1793967