Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – Having selection between plural continuous waveforms
Reexamination Certificate
2007-03-27
2007-03-27
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
Having selection between plural continuous waveforms
C327S407000
Reexamination Certificate
active
10886523
ABSTRACT:
An integrated chip has a clock signal input (1.1) for application of a first clock signal (clk1) and a clock signal output (1.2–1.5). Moreover, it has a phase locked loop (2), which, on the input side, is connected to the clock signal input (1.1) and serves far generating a second clock signal (clk2). Furthermore, the chip has a multiplexer (MUX), via which the first clock signal (clk1) or the second clock signal (clk2) can optionally be switched to the clock signal output (1.2–1.5), and a unit for frequency monitoring (3), which, on the input side, is connected to the clock signal input (1.1) and is designed and can be operated in such a way that, in the event of a limiting frequency (fmin) being undershot, the multiplexer (MUX) is caused to switch the first clock signal (clk1) to the clock signal output (1.2–1.5).
REFERENCES:
patent: 4463440 (1984-07-01), Nishiura et al.
patent: 5097489 (1992-03-01), Tucci
patent: 5272390 (1993-12-01), Watson, Jr. et al.
patent: 5371764 (1994-12-01), Gillingham et al.
patent: 5406590 (1995-04-01), Miller et al.
patent: 5414381 (1995-05-01), Nelson et al.
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5440514 (1995-08-01), Flannagan et al.
patent: 5604452 (1997-02-01), Huang
patent: 5657481 (1997-08-01), Farmwald et al.
patent: 5764712 (1998-06-01), Branstad et al.
patent: 5812832 (1998-09-01), Horne et al.
patent: 6005904 (1999-12-01), Knapp et al.
patent: 6127858 (2000-10-01), Stinson et al.
patent: 6172537 (2001-01-01), Kanou et al.
patent: 6239626 (2001-05-01), Chesavage
patent: 6392494 (2002-05-01), Takeyabu et al.
patent: 6424193 (2002-07-01), Hwang
patent: 6528974 (2003-03-01), Mirov et al.
patent: 6538489 (2003-03-01), Nakano
patent: 6657919 (2003-12-01), Foss et al.
patent: 6834093 (2004-12-01), Chiu
patent: 6876239 (2005-04-01), Bell
patent: 6879188 (2005-04-01), Miyazaki et al.
patent: 6891409 (2005-05-01), Furuya
Kushiyama, N., et al., “A 500-Megabyte/s Data-Rate 4.5M DRAM,” IEEE Journal of Solid-State Circuits, Apr. 1993, vol. 28, No. 4, pp. 490-498.
Dobler Manfred
Pröll Manfred
Resch Gerald
Taskin Nazif
Callahan Timothy P.
Infineon - Technologies AG
Nguyen Hai L.
Slater & Matsil L.L.P.
LandOfFree
Integrated clock supply chip for a memory module, memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated clock supply chip for a memory module, memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated clock supply chip for a memory module, memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3786847