Integrated clock generator tolerant to device parameter...

Details Integrated clock generator tolerant to device parameter... Integrated clock generator tolerant to device parameter...

2008-06-17

2008-06-17

Pascal, Robert J. (Department: 2817)

Oscillators

With particular source of power or bias voltage

C331S057000, C331S186000

Reexamination Certificate

active

07388447

ABSTRACT:
A method and circuit for stabilizing a frequency of a clock generator comprising a ring oscillator with respect to manufacturing process variations and a circuit temperature. A bias circuit comprising a current mirror and cascade circuits provides a compensated bias current based on a gate source voltage and drain source voltage of an output transistor, where the two voltages are independent of transistor parameters and circuit temperature. As a result, the ring oscillator frequency is stabilized with respect to those parameters.

REFERENCES:
patent: 5239274 (1993-08-01), Chi
patent: 5748050 (1998-05-01), Anderson
patent: 6104254 (2000-08-01), Iravani
patent: 6809603 (2004-10-01), Ho
Sundaresan et al., “A 7-MHz Process, Temperature and Supply Compensated Clock Oscillator in 0.25μm CMOS”IEEE, 2003, pp. 1-693 to 1-696.

Affiliated with

Also associated with

Rating

Integrated clock generator tolerant to device parameter... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated clock generator tolerant to device parameter..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated clock generator tolerant to device parameter... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2804399