Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Patent
1992-04-09
1993-11-23
Wojciechowicz, Edward
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
257534, 257535, 257297, H01L 2702
Patent
active
052647234
ABSTRACT:
A MOS capacitor, with the polysilicon gate level as one plate, the gate oxide as the insulator, and the underlying semiconductor tub region as the other plate, is used to increase electrostatic discharge (ESD) protection. In an illustrative embodiment, wherein the substrate is n-type and the tub is p-type, the polysilicon level is connected to the negative power supply voltage conductor (V.sub.SS), and the underlying semiconductor region is connected to the positive power supply conductor (V.sub.DD). Since the tub region is p-type, an accumulation-type capacitor is formed. Surprisingly, the thin gate oxide is sufficient to withstand the high ESD voltages, with the protection increasing in one design from less than 1000 volts without the capacitor to 2000 volts with the capacitor.
REFERENCES:
patent: 4806999 (1989-02-01), Strauss
patent: 4821089 (1989-04-01), Strauss
patent: 4990802 (1991-02-01), Smooha
patent: 5032892 (1991-07-01), Chern et al.
"The Dynamic of Electrostatic Discharge Prior to Bipolar Action Related Snap-Back", by Gadi Krieger, VLSI Tichnology Inc., 1101 McKay Dr., San Jose, Calif. 95131, 1989 EOS/ESD Symposium Proceedings, p. 136 through 144.
AT&T Bell Laboratories
Fox James H.
Wojciechowicz Edward
LandOfFree
Integrated circuit with MOS capacitor for improved ESD protectio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit with MOS capacitor for improved ESD protectio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with MOS capacitor for improved ESD protectio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1851619