Static information storage and retrieval – Floating gate – Particular biasing
Patent
1988-07-13
1989-05-02
Moffitt, James W.
Static information storage and retrieval
Floating gate
Particular biasing
365210, G11C 1140
Patent
active
048274500
ABSTRACT:
Disclosed is an integrated circuit comprising an electrically erasable programmable memory, the cells of which comprise a transistor with floating gate which is series connected with an access transistor, wherein, in order to prevent deterioration in the information stored in the transistors with floating gates, due to an excessive read voltage being applied to the cell, the circuit has, firstly, an additional cell constituted like the other cells and programmed in a state where its transistor with floating gate cannot be made conductive, the gate and the source of the transistor with floating gate of the additional cell being grounded, the drain and the gate of the access transistor receiving the memory reading voltage, and, secondly, a threshold comparator connected to the drain of the floating gate transistor to compare the voltage on this drain with the reading voltage and to give a signal in the event of any abnormal drop in the voltage at the drain. The invention can be applied to integrated circuits with memory.
REFERENCES:
patent: 4612630 (1986-09-01), Rosier
patent: 4612632 (1986-09-01), Olson
patent: 4761765 (1988-08-01), Hashimoto
Moffitt James W.
Plottel Roland
SGS-Thomson Microelectronics S.A.
LandOfFree
Integrated circuit with memory comprising a fraud-prevention dev does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit with memory comprising a fraud-prevention dev, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with memory comprising a fraud-prevention dev will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-590493