Integrated circuit with borderless contacts

Details Integrated circuit with borderless contacts Integrated circuit with borderless contacts

2001-02-28

2003-02-04

Nelms, David (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

With means to control surface effects

Insulating coating

C257S510000

Reexamination Certificate

active

06515351

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to integrated circuits and a method for making them.
BACKGROUND OF THE INVENTION
To continue adding transistors to integrated circuits without significantly increasing die sizes, the distance between transistors and other devices may have to be reduced. The need to reduce the distance between devices may require reducing the width of the landing area for the contacts. As a result, when contact is made to the landing area, part of the contact may extend laterally over the isolation structure, forming a borderless contact. To prevent the contact etch step from etching into the isolation structure, an etch stop layer may be formed on the surface of the device prior to performing the contact etch. Such a layer may comprise silicon nitride.
In conventional devices, which do not include borderless contacts, an interlayer dielectric (“ILD”) that includes a silicon dioxide, PSG, or BPSG layer is frequently formed on a silicide. The presence of that layer, and the processes used to deposit and etch it, give the resulting device certain properties. When a silicon nitride layer is formed between the silicide and such an ILD layer, for enabling borderless contacts, the silicon nitride layer (and processes used to form and etch it) may cause the resulting device's characteristics to differ from those of a device that lacks such a layer.
Some of those changes may be undesirable. For example, adding such a silicon nitride layer may introduce certain stresses that can degrade the saturation current or cause the device's threshold voltage to shift. Depositing a silicon nitride layer directly on top of a silicide may increase the silicide's sheet resistance and adversely affect the way the silicide agglomerates. When using a plasma process to remove silicon nitride, different charging characteristics may result, when compared to those that result when etching the ILD layer. Also, when such a silicon nitride etch stop layer is deposited using a hot wall chemical vapor deposition (“CVD”) process, significant portions of the silicide may oxidize.
Accordingly, there is a need for a method for making a device having borderless contacts that mitigates against the type of device characteristic changes and performance degradation that the silicon nitride etch stop layer may cause. In particular, there is a need for a device that is not adversely affected by stresses, unwanted changes to silicide properties, or undesirable charging effects, which may result from forming such a layer. There is also a need for a process for making a device that includes such a silicon nitride layer that permits use of a hot wall CVD process to deposit such a layer, without causing significant oxidation of the silicide.
SUMMARY OF THE INVENTION
The present invention covers an integrated circuit comprising a conductive region formed on a semiconductor substrate, a silicate glass layer formed on the conductive region, and an etch stop layer formed on the silicate glass layer. The integrated circuit also includes a borderless contact that is coupled to the conductive region. The present invention further covers a method for forming such an integrated circuit.


REFERENCES:
patent: 4208780 (1980-06-01), Richman
patent: 4441247 (1984-04-01), Gargini et al.
patent: 4557036 (1985-12-01), Kyuragi et al.
patent: 4650696 (1987-03-01), Raby
patent: 4732801 (1988-03-01), Joshi
patent: 4749631 (1988-06-01), Haluska et al.
patent: 4755480 (1988-07-01), Yau et al.
patent: 4866003 (1989-09-01), Yokoi et al.
patent: 4920073 (1990-04-01), Wei et al.
patent: 4948482 (1990-08-01), Kobayashi et al.
patent: 4966870 (1990-10-01), Barber et al.
patent: 4997518 (1991-03-01), Madokoro
patent: 5089432 (1992-02-01), Yoo
patent: 5180688 (1993-01-01), Bryant et al.
patent: 5268330 (1993-12-01), Givens et al.
patent: 5275972 (1994-01-01), Ogawa et al.
patent: 5285103 (1994-02-01), Chen et al.
patent: 5314847 (1994-05-01), Watanabe et al.
patent: 5372969 (1994-12-01), Mosleshi
patent: 5409858 (1995-04-01), Thakur et al.
patent: 5474955 (1995-12-01), Thakur
patent: 5633202 (1997-05-01), Brigham et al.
patent: 5652176 (1997-07-01), Maniar et al.
patent: 6090671 (2000-08-01), Balasubramanyam et al.
patent: 6096642 (2000-08-01), Wu
patent: 6166428 (2000-12-01), Mehta et al.
patent: 6228777 (2001-05-01), Arafa et al.
patent: 6294823 (2001-09-01), Arafa et al.
patent: 2116132 (1990-04-01), None
patent: 4129223 (1992-04-01), None
patent: 0529252 (1993-02-01), None
M. Noyori et al., “Characteristics & Analysis of Instability Induced by Secondary Slow Trapping in Scaled CMOS Devices”, IEEE Transactions on Reliability, vol. R-32, No. 3, Aug. 1983, pp. 323-329.
K.O. Jeppson et al., Negative Bias Stress of MOS Devices at High Electric Fields and Degradation of MNOS Devices, Journal of Applied Physics, vol. 48, No. 5, May 1977, pp. 2004-2014.
R.T. Fuller et al., “The Effects of Nitride Layers on Surface State Density and the Hot Electron Lifetime of Advanced CMOS Circuits”, IEEE 1987, Custom Integrated Circuits Conference, pp. 337-340.
S. Fujita et al., “Trap Generation in Gate Oxide Layer of MOS Structures Encapsulated by Silicon Nitride”, IEEE-IEDM 1985, pp. 64-67.
Stanley Wolf, “Silicon Processing for the VLSI Era”, vol. 1, pp. 191-195, 514-515.
Stanley Wolf, “Silicon Processing for the VLSI Era”, vol. 2, pp. 132-133, 144-145, 164-165, 188-189, 194-195, 392-396.
J. Mitsuhashi et al., “Effect of P-sin Passivation Layer on Time-Dependent Dielectric Breakdown in SiO2”, IEEE 25th Annual Proceedings Reliability Physics, Apr. 1987, pp. 60-65.
K.P. MacWilliams et al. “Water-Mapping of Hot Carrier Lifetime Due to Physical Stress Effects”, IEEE Symposium on VLSI Technology, Jun. 1992, pp. 100-101.
J. Mitusuhashi et al., “Mechanical Stress and Hydrogen Effects on Hot Carrier Injection”, IEEE-IEDM Technical Digest, Dec. 1986, pp. 386-389.
Y. Ohno et al, “Effects of Mechanical Stress for Thin SiO2 Films in TDDB and CCST Characteristics”, IEEE 27th Annual Proceedings Reliability Physics, Apr. 1989, pp. 34-38.
W. Abadeer et al., Bias Temperature Reliability on N+ and P+ Polysilicon Gates NMOSFETs and PMOSFETs, IEEE 31st Annual Proceedings Reliability Physics, Aug. 1993, pp. 147-149.
A.N. Saxena et al., “Stresses in TEOS Based SiO2 Films and Reliability of Multilevel Metallizations”, Proceedings 9th Int'l VLSI Multilevel Interconnection Conference (VMIC), Jun. 1992, pp. 427-429.
V. Jain et al., “Impact of Inter-Metal Oxide Structures and Hot Carrier Reliability of Sub-Micron MOS Devices”, Proceedings 9th Int'l VLSI Multilevel Interconnection Conference (VMIC) Jun. 1992, pp. 417-419.
N. Shimoyama et al., “Enhanced Hot-Carrier Degradation Due to Water in TEOS/O3-Oxide and Water Blocking Effect of ECR-SiO2”, IEEE Symposium on VLSI Technology, Jun. 1992, pp. 94-95.
A, Hamada et al. “A New Aspect on Mechanical Stress Effects in Scaled MOS Devices”, IEEE Symposium on VLSI Technology, Jun. 1990, pp. 113-114.
N. Noyori et al. “Secondary Slow Trapping—A New Moisture Induced Instability Phenomenon in Scaled CMOS Devices”, IEEE 20th Annual Proceedings Reliability Physics 1982, pp. 113-121.
M. Noyori et al., “Comparisons of Instabilities in Scaled CMOS Devices Between Plastic and Hermetically Encapsulated Devices” IEEE Transactions on Electron Devices, vol. ED-30, No. 10, Oct. 1983, pp. 1305-1313.
William H. Stinebaugh, Jr. et al. “Correlation of Gm Degradation of Submicrometer MOSFET's with Refractive Index and Mechanical Stress of Encapsulation Materials”, IEEE Transactions on Electron Devices, vol. 36, No. 3, Mar. 1989, pp. 542-547.
C.E. Blat et al. “Mechanism of negative-bias-temperature instability”, Journal of Applied Physics, vol. 69, No. 3, Feb. 1991, pp. 1712-1720.
N. Stojadinovic et al., “Instabilities in MOS Transistors” Microelectronics and Reliability 1989, vol. 29, No. 3, pp. 371-380.
K. Shmokawa et al., Suppression of the MOS Transistor Hot Carrier Degradation Caused by Water Desorbed from Intermetal Dielectric, IEEE Symposium on VLSI Technology, Jun. 1992, pp. 96-97.
R.C. Sun et al.

Affiliated with

Also associated with

Rating

Integrated circuit with borderless contacts does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit with borderless contacts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with borderless contacts will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3181710