Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Encapsulating
Reexamination Certificate
2006-01-31
2009-02-03
Parekh, Nitin (Department: 2811)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Encapsulating
C438S108000, C257S787000, C257SE23133
Reexamination Certificate
active
07485502
ABSTRACT:
An integrated circuit underfill package system including providing a substrate having a dispense port, attaching a first integrated circuit die on the substrate, and supplying an underfill to the dispense port when the substrate and the first integrated circuit die are inverted.
REFERENCES:
patent: 4143456 (1979-03-01), Inoue
patent: 5697148 (1997-12-01), Lance, Jr. et al.
patent: 5710071 (1998-01-01), Beddingfield et al.
patent: 5981312 (1999-11-01), Farquhar et al.
patent: 6048656 (2000-04-01), Akram et al.
patent: 6369449 (2002-04-01), Farquhar et al.
patent: 6653171 (2003-11-01), Ikegami
patent: 6815817 (2004-11-01), Akram et al.
patent: 6975035 (2005-12-01), Lee
Jang Ki Youn
Jeon Hyung Jun
Yang Dae-Wook
Ishimaru Mikio
Parekh Nitin
Stats Chippac Ltd.
LandOfFree
Integrated circuit underfill package system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit underfill package system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit underfill package system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4067759