Integrated circuit tester with distributed instruction processin

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

39580002, G01R 3128

Patent

active

058944842

ABSTRACT:
An integrated circuit (IC) tester includes a master controller and a set of tester nodes. Each tester node includes a vector memory controller, a vector memory, and a pin electronics circuit. During a test the pin electronics circuit carries out the sequence of actions in response to a sequence of vectors produced by the vector memory controller. To prepare for a test, a separate set of vectors is written into each vector memory. The vector memory controller thereafter moves blocks of vectors from the vector memory as needed to an internal vector cache. During the test, the master controller sends the same sequence of instructions concurrently to each vector memory controller. Each vector memory controller executes each instruction of the sequence by generating and supplying an address to the vector cache. The vector cache responds by reading out an addressed test vector and supplying it to the pin electronics circuit. Some instructions instruct the vector memory controllers to generate repeating patterns of vector cache addresses so that the read caches produce repeating patterns of output vectors. This enables the tester to perform repetitive portions of a test without drawing additional vectors from the vector memories, thereby reducing the number of vectors that must be distributed thereto.

REFERENCES:
patent: 4755935 (1988-07-01), Davis
patent: 4862067 (1989-08-01), Brune et al.
patent: 4931723 (1990-06-01), Jeffrey et al.
patent: 4994732 (1991-02-01), Jeffrey et al.
patent: 5142223 (1992-08-01), Higashino et al.
patent: 5499248 (1996-03-01), Behrens et al.
patent: 5517666 (1996-05-01), Ohtani
patent: 5606568 (1997-02-01), Sudweeks

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated circuit tester with distributed instruction processin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit tester with distributed instruction processin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit tester with distributed instruction processin will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-226489

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.