Excavating
Patent
1996-12-03
1998-05-26
Beausoliel, Jr., Robert W.
Excavating
371 225, G01R 3128
Patent
active
057578192
ABSTRACT:
An integrated circuit 2 implementing JTAG debugging and analysis functions has an IDCODE Instruction which returns predetermined data characteristic of the integrated circuit, e.g. manufacturer, part number and version. A portion 20 of the serial test scan chain of the integrated circuit 2 is reused to load and then serially output this identifying data. The serial input of the test and debugging system is connected during such IDCODE Instructions to the start of the portion 20 of the serial test scan chain. This enables the identifying data of a plurality of integrated circuits with linked serial test scan chains to successively output their identifying data in one operation.
REFERENCES:
patent: 5109190 (1992-04-01), Sakashita et al.
patent: 5260949 (1993-11-01), Hashizume et al.
patent: 5281864 (1994-01-01), Hahn et al.
patent: 5333139 (1994-07-01), Sturges
patent: 5448576 (1995-09-01), Russell
patent: 5457699 (1995-10-01), Bode et al.
patent: 5477493 (1995-12-01), Danbayashi
patent: 5487074 (1996-01-01), Sullivan
Advanced Risc Machines Limited
Beausoliel, Jr. Robert W.
Iqbal Nadeem
LandOfFree
Integrated circuit test controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit test controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit test controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1972346