Fishing – trapping – and vermin destroying
Patent
1987-01-30
1989-06-06
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437228, 437968, 437193, 437228, 357 34, 357 59, H01L 21265
Patent
active
048371769
ABSTRACT:
A process is disclosed for fabricating improved integrated circuit devices. In accordance with one embodiment of the invention integrated devices are fabricated by a process which produces small device areas without relying upon restrictive photolithography tolerances. The process uses four polycrystalline silicon layers to fabricate and contact the device regions, to achieve a relatively planar structure, and to reduce the size of device regions below normal photolithographic tolerances. The process uses a master mask to define the basic footprint of the device in combination with easy to align block-out masks in each lithography step. Means and methods for many types of devices such as complementary lateral and vertical bipolar transistors, JFETs, Sits, MOSFETs, resistors, diodes, capacitors and other devices which can be simultaneously fabricated are also described.
REFERENCES:
patent: Re30282 (1980-05-01), Hunt et al.
patent: 4319932 (1982-03-01), Jambotkar
patent: 4324038 (1982-04-01), Chang et al.
patent: 4381953 (1983-05-01), Ho et al.
patent: 4430793 (1984-02-01), Hart
patent: 4445967 (1984-05-01), Kameyama
patent: 4483726 (1984-11-01), Isaac et al.
patent: 4495010 (1985-01-01), Kranzer
patent: 4516316 (1985-05-01), Haskell
patent: 4536950 (1985-08-01), Sadamatsu et al.
patent: 4545113 (1985-10-01), Vora
patent: 4545114 (1985-10-01), Ito et al.
patent: 4581319 (1986-04-01), Wieder et al.
patent: 4590666 (1986-05-01), Goto
patent: 4593453 (1986-06-01), Tam et al.
patent: 4602419 (1986-07-01), Harrison et al.
patent: 4602421 (1986-07-01), Lee et al.
patent: 4604641 (1986-08-01), Konishi
patent: 4604789 (1986-08-01), Bourassa
patent: 4608589 (1986-08-01), Goth et al.
patent: 4611384 (1986-09-01), Bencuya et al.
patent: 4612701 (1986-09-01), Cox
patent: 4640721 (1987-02-01), Uehara et al.
patent: 4641170 (1987-02-01), Ogura et al.
patent: 4641416 (1987-02-01), Iranmanesh et al.
patent: 4641419 (1987-02-01), Kudo
patent: 4648909 (1987-03-01), Krishna et al.
patent: 4659428 (1987-04-01), Maas et al.
patent: 4689872 (1987-09-01), Appels et al.
"At IEDM, New Ways to Boost Chip Speed and Density", Electronics, Nov. 27, 1986, pp. 66-68.
A. K. Kapoor et al., "An Improved Single-Poly Bipolar Technology for Linear/Digital Applications", Proceedings of the 1986 Bipolar Circuits & Technology Meeting, IEEE, Sep. 11-12, 1986, pp. 33-40.
N. F. Gardner et al., "A 3.9 Gigahertz Practical Prescaler in an Oxide-Walled, Self-Aligned Emitter Technology", Proceedings of the 1986 Bipolar Circuits & Technology Meeting, IEEE, Sep. 11-12, 1986, Minneapolis, MN.
H. K. Park et al., "High Speed Polysilicon Emitter-Base Bipolar Transistor", Proceedings of the 1986 Bipolar Circuits and Technology Meeting, IEEE , Sep. 11-12, 1986, Minneapolis, MN, pp. 39-40.
Balda Raymond J.
Hwang Bor-Yuan
Wagner Allen J.
Zdebel Peter J.
Handy Robert M.
Hearn Brian E.
McAndrews Kevin
Motorola Inc.
LandOfFree
Integrated circuit structures having polycrystalline electrode c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit structures having polycrystalline electrode c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit structures having polycrystalline electrode c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-40472