Integrated circuit probe parallelism establishing method and app

Details Integrated circuit probe parallelism establishing method and app Integrated circuit probe parallelism establishing method and app

1986-09-08

1988-06-14

Eisenzopf, Reinhard J.

Electricity: measuring and testing

Measuring, testing, or sensing electricity, per se

With rotor

324 73PC, 33533, G01R 3102, G01B 338

Patent

active

047514574

ABSTRACT:
A probe mount carries a probe with test points having ends in a test point plane. The probe mount is supported at three spaced apart locations by respective first, second and third supports, each adjacent to a respective one of the test points. These probe supports permit independent shifting of each of the three locations along respective parallel lines. As these locations are shifted relative to one another, the test point plane is tilted until it is parallel to a second plane containing the surface of an integrated circuit wafer to be probed. A test surface is positioned in the second plane and advanced toward the probe. As the test points contact the test surface, the test point plane is tilted. Microprocessor controlled stepper motors may be used to tilt the test point plane and to shift the test surface.

REFERENCES:
patent: 3996517 (1976-12-01), Fergason et al.
patent: 4660294 (1987-04-01), Schmidt
Kenjo; "Stepping Motors and their Microprocessor Controls"; Clarendon Press. Oxford 1984; pp. 120-165.

Affiliated with

Also associated with

Rating

Integrated circuit probe parallelism establishing method and app does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit probe parallelism establishing method and app, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit probe parallelism establishing method and app will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-506972