Active solid-state devices (e.g. – transistors – solid-state diode – Transmission line lead
Reexamination Certificate
2002-08-09
2003-06-24
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Transmission line lead
C257S663000, C257S662000, C257S686000, C333S034000, C333S033000, C333S032000
Reexamination Certificate
active
06583498
ABSTRACT:
TECHNICAL FIELD
The field of the invention is that of packaging integrated circuits, in particular circuits processing signals in the gigabit range.
BACKGROUND OF THE INVENTION
In the field of packaging integrated circuits, it is well known that unmatched impedances will result in reflections at the interface and possible signal degradation. Those skilled in the art are well aware of formulas used to calculate geometrical structures that provide a desired impedance.
The problem addressed by the present invention is that of reducing transmission losses in an ultrawideband (0-30 GHz) frequency range while maintaining constant impedance throughout the length of the line. Many prior art approaches are narrowband and do not satisfy the frequency requirement.
As frequency increases, losses that depend on the conductor width increase. Simply increasing the width would change the impedance of the line.
One prior art approach specific to a microstrip transmission line on the surface of the package (Japanese Patent Abstract 11330808) changes the vertical distance to a ground plane only below the microstrip. Transmission lines on the surface are constrained by space considerations. It remains, however, a problem for the art to provide a structure adapted for signal transmission through the interior of a package with the desired impedance and reasonable cost.
SUMMARY OF THE INVENTION
The invention relates to an integrated circuit packaging structure that provides a signal-carrying member passing through the body of the package and having two sections with different appropriate dimensions for low-loss transmission, together with ground planes spaced appropriately to maintain the desired impedance.
A feature of the invention is the increase in vertical spacing both above and below the signal member when the signal member is widened to decrease signal power loss.
Another feature of the invention is the creation of an aperture in the closest ground plane to the signal member, so that the next ground plane in vertical position can act to maintain the desired impedance.
REFERENCES:
patent: 3605045 (1971-09-01), Ramsbotham, Jr.
patent: 3634789 (1972-01-01), Stuckert
patent: 3990024 (1976-11-01), Hou
patent: 4371853 (1983-02-01), Makimoto et al.
patent: 4543544 (1985-09-01), Ziegner
patent: 5406235 (1995-04-01), Hayashi
patent: 5418690 (1995-05-01), Conn et al.
patent: 5767753 (1998-06-01), Ruelke
patent: 5818315 (1998-10-01), Moongilan
patent: 5977850 (1999-11-01), Chaturvedi
patent: 6170154 (2001-01-01), Swarup
patent: 6304156 (2001-10-01), Ishizaki et al.
patent: 6310525 (2001-10-01), Nakakubo et al.
patent: 6441471 (2002-08-01), Maetani
patent: 6452254 (2002-09-01), Bosch et al.
patent: 10138555 (1998-05-01), None
patent: 11330808 (1999-11-01), None
IBM Technical Disclosure Bulletin—vol. 33, No. 4, Sep. 1990 Transmission Line with windowed ground plane pp 152-153.
IBM Technical Disclosure Bulletin—vol. 27, No. 11, Apr. 1985 Silicon integrated superconducting stripline pp 6645-6647.
Cosmadelis Deana
Dyckman Warren D.
Pillai Edward R.
Flynn Nathan J.
International Business Machine Corporation
Mandala Jr. Victor A.
Petraske Eric
LandOfFree
Integrated circuit packaging with tapered striplines of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit packaging with tapered striplines of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit packaging with tapered striplines of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3098663