Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With semiconductor element forming part
Reexamination Certificate
2009-03-26
2010-12-07
Fourson, George (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With semiconductor element forming part
C257S698000, C257S778000, C257SE21512, C257SE23011, C257SE23126, C257SE21614, C257SE25027
Reexamination Certificate
active
07847382
ABSTRACT:
A method of manufacture of an integrated circuit packaging system includes: forming an encapsulation surrounding an integrated circuit having an inactive side and an active side exposed; forming a hole through the encapsulation with the hole not exposing the integrated circuit; forming a through conductor in the hole; and mounting a substrate with the integrated circuit surrounded by the encapsulation with the active side facing the substrate.
REFERENCES:
patent: 6582992 (2003-06-01), Poo et al.
patent: 6753205 (2004-06-01), Halahan
patent: 6908856 (2005-06-01), Beyne et al.
patent: 6998334 (2006-02-01), Farnworth et al.
patent: 7138706 (2006-11-01), Arai et al.
patent: 7679178 (2010-03-01), Pu et al.
patent: 2005/0263869 (2005-12-01), Tanaka et al.
patent: 2006/0079024 (2006-04-01), Akram
patent: 2007/0052080 (2007-03-01), Chen
patent: 2007/0145548 (2007-06-01), Park et al.
patent: 2007/0181990 (2007-08-01), Huang et al.
patent: 2007/0269931 (2007-11-01), Chung et al.
patent: 2008/0012111 (2008-01-01), Pu et al.
patent: 2008/0029869 (2008-02-01), Kwon et al.
patent: 2008/0032450 (2008-02-01), Huang
patent: 2008/0079120 (2008-04-01), Foster et al.
patent: 2008/0272464 (2008-11-01), Do et al.
patent: 2008/0272465 (2008-11-01), Do et al.
patent: 2008/0272476 (2008-11-01), Do et al.
patent: 2008/0272477 (2008-11-01), Do et al.
patent: 2008/0272499 (2008-11-01), DeNatale et al.
patent: 2008/0283994 (2008-11-01), Tsai et al.
patent: 2009/0032933 (2009-02-01), Tracht et al.
patent: 2009/0127700 (2009-05-01), Romig
patent: 2009/0140408 (2009-06-01), Lee et al.
patent: 2009/0315170 (2009-12-01), Shim et al.
patent: 2010/0027233 (2010-02-01), Low et al.
patent: 2010/0133682 (2010-06-01), Meyer
U.S. Appl. No. 12/133,177, filed Jun. 4, 2008, Pagaila et al.
Do Byung Tai
Pagaila Reza Argenty
Fourson George
Ishimaru Mikio
Stats Chippac Ltd.
LandOfFree
Integrated circuit packaging system with package stacking... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit packaging system with package stacking..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit packaging system with package stacking... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4199622