Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2011-04-19
2011-04-19
Ha, Nathan W (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257SE23142
Reexamination Certificate
active
07928552
ABSTRACT:
A method of manufacture of an integrated circuit packaging system includes: providing a carrier having a planar surface and a cavity therein, a first barrier between the planar surface and a first interconnect, and a second barrier between the cavity and a second interconnect; providing a substrate; mounting an integrated circuit over the substrate; mounting the carrier to the substrate with the first interconnect and the second interconnect attached to the substrate and with the planar surface over the integrated circuit; forming an encapsulation between the substrate and the carrier covering the integrated circuit, the encapsulation having an encapsulation recess under the planar surface and over the integrated circuit; and removing a portion of the carrier to expose the encapsulation, a portion of the first barrier to form a first contact pad, and a portion of the second barrier to form a second contact pad.
REFERENCES:
patent: 5371654 (1994-12-01), Beaman et al.
patent: 5579207 (1996-11-01), Hayden et al.
patent: 7489044 (2009-02-01), Pu et al.
patent: 2005/0184377 (2005-08-01), Takeuchi et al.
patent: 2007/0235215 (2007-10-01), Bathan et al.
patent: 2007/0246813 (2007-10-01), Ong et al.
patent: 2008/0006942 (2008-01-01), Park et al.
patent: 2008/0042251 (2008-02-01), Weng et al.
patent: 2008/0128882 (2008-06-01), Baek et al.
patent: 2008/0142940 (2008-06-01), Dunne
patent: 2010/0025833 (2010-02-01), Pagaila et al.
patent: 2010/0025836 (2010-02-01), Tay et al.
U.S. Appl. No. 12/325,193, filed Nov. 29, 2008, Ha et al.
U.S. Appl. No. 12/488,089, filed Jun. 19, 2009, Pagaila et al.
U.S. Appl. No. 12/412,886, filed Mar. 27, 2009, Ha et al.
U.S. Appl. No. 12/722,852, filed Mar. 12, 2010, Cho et al.
Chi HeeJo
Cho NamJu
Shin HanGil
Ha Nathan W
Ishimaru Mikio
Stats Chippac Ltd.
LandOfFree
Integrated circuit packaging system with multi-tier... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit packaging system with multi-tier..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit packaging system with multi-tier... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2628047