Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Reexamination Certificate
2011-04-05
2011-04-05
Geyer, Scott B (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Metallic housing or support
C438S124000, C257S676000, C257S735000, C257S787000
Reexamination Certificate
active
07919360
ABSTRACT:
A method of manufacture of an integrated circuit packaging system includes: forming a lead to include a first tip at one end, a second tip on the end opposite from the first tip with a connect area between each end located above the first tip, and a first tier section or a second tier section located between the connect area and the second tip; connecting a bottom component assembly to the first tier section or the second tier section; connecting a top component assembly over the connect area; and applying an encapsulant over and under the connect area with the first tip exposed.
REFERENCES:
patent: 6087718 (2000-07-01), Cho
patent: 6483181 (2002-11-01), Chang et al.
patent: 6559526 (2003-05-01), Lee et al.
patent: 6744121 (2004-06-01), Chang et al.
patent: 7023076 (2006-04-01), Khiang
patent: 7193298 (2007-03-01), Hong et al.
patent: 7202554 (2007-04-01), Kim et al.
patent: 7435619 (2008-10-01), Shim et al.
patent: 2007/0181990 (2007-08-01), Huang et al.
patent: 2007/0252284 (2007-11-01), Su et al.
patent: 2008/0036051 (2008-02-01), Espiritu et al.
patent: 2010/0025834 (2010-02-01), Camacho et al.
Camacho Zigmund Ramirez
Caparas Jose Alvin
Trasporto Arnel Senosa
Geyer Scott B
Ishimaru Mikio
Stats Chippac Ltd.
LandOfFree
Integrated circuit packaging system with circuitry stacking... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit packaging system with circuitry stacking..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit packaging system with circuitry stacking... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2726455