Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With structure for mounting semiconductor chip to lead frame
Reexamination Certificate
2006-04-01
2010-11-09
Chu, Chris (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
With structure for mounting semiconductor chip to lead frame
C257SE25013, C257S686000, C257S777000, C438S108000
Reexamination Certificate
active
07829986
ABSTRACT:
A method for manufacturing an integrated circuit package system is provided including: forming a strip level net spacer including support bars, tie bars and paddles; configuring the support bars, the tie bars and the paddles to form four or more open regions around each of the paddles; and interconnecting the support bars, the tie bars and the paddles to provide structural support to vertically stacked semiconductor devices formed above first semiconductor devices and directly attached to the paddles.
REFERENCES:
patent: 5323060 (1994-06-01), Fogal et al.
patent: 5904497 (1999-05-01), Akram
patent: 6472758 (2002-10-01), Glenn et al.
patent: 6569709 (2003-05-01), Derderian
patent: 6627990 (2003-09-01), Shim et al.
patent: 6716676 (2004-04-01), Chen et al.
patent: 6737750 (2004-05-01), Hoffman et al.
patent: 6818978 (2004-11-01), Fan
patent: 6828665 (2004-12-01), Pu et al.
patent: 6838761 (2005-01-01), Karnezos
patent: 6841858 (2005-01-01), Shim et al.
patent: 6919631 (2005-07-01), Hoffman et al.
patent: 6952047 (2005-10-01), Li
patent: 6956284 (2005-10-01), Cady et al.
patent: 6962865 (2005-11-01), Hanaoka et al.
patent: 6964915 (2005-11-01), Farnworth et al.
patent: 6965160 (2005-11-01), Cobbley et al.
patent: 6977439 (2005-12-01), Kang et al.
patent: 7205651 (2007-04-01), Do et al.
patent: 2003/0038357 (2003-02-01), Derderian
patent: 2003/0062628 (2003-04-01), Lee et al.
patent: 2003/0164549 (2003-09-01), Nakayama
patent: 2004/0183180 (2004-09-01), Chung et al.
patent: 2005/0133932 (2005-06-01), Pohl et al.
patent: 2005/0230800 (2005-10-01), Do et al.
Ha Jong-Woo
Lee Sang-Ho
Park Soo-San
Chu Chris
Ishimaru Mikio
Stats Chippac Ltd.
LandOfFree
Integrated circuit package system with net spacer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package system with net spacer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package system with net spacer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4238770