Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2002-01-31
2004-02-10
Williams, Alexander O. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S685000, C257S723000, C257S777000, C257S666000, C257S696000, C257S698000, C257S724000, C257S491000, C257S692000, C257S673000, C257S730000, C029S822000, C029S841000, C029S830000, C029S854000, C361S743000, C361S735000
Reexamination Certificate
active
06690088
ABSTRACT:
SUMMARY OF THE INVENTION
A multiple integrated circuit (IC) assembly is disclosed containing a first IC package having a plurality of connection terminals extending therefrom, and a second IC package positioned above the first IC package so that a space is formed between the first and second IC packages. The second IC package also has a plurality of connection terminals extending therefrom. A lead frame is provided that is disposed surrounding and positioned substantially vertically between the first and second IC packages and adjacent to the space therebetween. A plurality of connection terminals are provided on the lead frame, arranged in position to electrically contact predetermined ones of the first and second IC package pluralities of connection terminals. A plurality of electrically conductive connections is provided for fixing the ones of the first and second IC packages and the lead frame pluralities of connection terminals in electrical contact.
A multiple integrated circuit (IC) assembly is disclosed including a first IC package having a plurality of connection terminals extending therefrom, and a second IC package positioned above the first IC package to thereby form an IC package stack. The second IC package has a plurality of connection terminals extending therefrom also. A lead frame is disposed in position surrounding the first and second IC packages and positioned substantially medially of the first and second IC's in the IC package stack. A plurality of connection terminals are provided on the lead frame. A first fixed positioning member is provided on the lead frame for locating the first IC package so that ones of the first IC package plurality of connection terminals are positioned in registration and in contact with the plurality of connection terminals on the lead frame. A second fixed positioning member is provided on the lead frame for locating the second IC package so that ones of the second IC package plurality of connection terminals are positioned in registration and in contact with the plurality of connection terminals on the lead frame. A plurality of electrically conductive connections is provided for fixing the ones of the first and second IC packages and the lead frame pluralities of connection terminals in electrical contact.
A multiple integrated circuit (IC) assembly is provided including a first IC package having a plurality of connection terminals extending therefrom and a second IC package positioned above the first IC package to thereby form an IC package stack. The second IC package also has a plurality of connection terminals extending therefrom. A lead frame is disposed in position surrounding the first and second IC packages and positioned substantially medially of the first and second IC's in the IC package stack. A plurality of connection terminals are provided on the lead frame. An IC package select conductor is provided on the lead frame. The package select conductor is fixed in electrical contact at one end on one of the first package plurality of terminals and on the other end on one of the second package plurality of terminals. A strain relief portion is situated along the length of the package select conductor. Also included is a plurality of electrically conductive connections for fixing the ones of the first and second IC packages and the lead frame pluralities of connection terminals in electrical contact.
REFERENCES:
patent: 5561591 (1996-10-01), Burns
patent: 5631193 (1997-05-01), Burns
patent: 5960539 (1999-10-01), Burns
patent: 6025642 (2000-02-01), Burns
patent: 6028352 (2000-02-01), Eide
patent: 6049123 (2000-04-01), Burns
patent: 6445063 (2002-09-01), King et al.
patent: 6462408 (2002-10-01), Wehrly, Jr.
patent: 6486546 (2002-11-01), Moden et al.
patent: 2002/0060358 (2002-05-01), Hung et al.
patent: 2002/0126459 (2002-09-01), Albert et al.
patent: 2003/0027437 (2003-02-01), Worz
Stanley Henry M.
Williams Alexander O.
LandOfFree
Integrated circuit package stacking structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package stacking structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package stacking structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3349053