Integrated circuit package having stress reducing recesses

Active solid-state devices (e.g. – transistors – solid-state diode – Encapsulated

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257730, H01L 2328

Patent

active

053090268

ABSTRACT:
An integrated circuit device has reduced stress concentration on the IC chip for prevention of package cracks in the device. Recessed portions are formed in the package at positions corresponding to at least the corner portions of the IC chip to reduce the stress concentration generated at the corner portions of the IC chip.

REFERENCES:
patent: 4855807 (1989-08-01), Yamaji et al.
patent: 4887149 (1989-12-01), Romano

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Integrated circuit package having stress reducing recesses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit package having stress reducing recesses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package having stress reducing recesses will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2116663

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.