Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Passive components in ics
Reexamination Certificate
2006-07-04
2006-07-04
Parker, Kenneth (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Passive components in ics
C331S1170FE, C331S10800D, C257S784000
Reexamination Certificate
active
07071535
ABSTRACT:
An integrated circuit package includes an inductance loop formed from a connection of lead wires and one or more input/output (I/O) package pins. In one embodiment, the inductance loop is formed from a first wire which connects a first bonding pad on the integrated circuit chip to a first I/O pin of the package and a second wire which connects a second bonding pad on the chip to a second I/O pin of the package. To complete the inductor loop, the first and second I/O pins are connected by a conductive bridge between the pins. The bridge may be formed by making the I/O pins have a unitary construction. In another embodiment, the bridge is formed by a metallization layer located either on the surface of the package substrate or within this substrate. The I/O pins are preferably ones which are adjacent one another; however, the loop may be formed from non-adjacent connections of I/O pins based, for example, on loop-length requirements, space considerations, and/or other design or functional factors. By forming the inductor loop within the limits of the integrated circuit package, a substantial reduction in space requirements is realized, which, in turn, promotes miniaturization. Also, the integrated circuit may be implemented in any one of a variety of systems, at least one parameter of which is controlled by the length of the inductor loop of the package.
REFERENCES:
patent: 5175884 (1992-12-01), Suarez
patent: 5477194 (1995-12-01), Nagakura
patent: 5739730 (1998-04-01), Rotzoll
patent: 5839184 (1998-11-01), Ho et al.
patent: 5886393 (1999-03-01), Merrill et al.
patent: 5936474 (1999-08-01), Rousselin
patent: 5963100 (1999-10-01), Tolson et al.
patent: 6034423 (2000-03-01), Mostafazadeh et al.
patent: 6137372 (2000-10-01), Welland
patent: 6180433 (2001-01-01), Furey et al.
patent: 6194774 (2001-02-01), Cheon
patent: 6194947 (2001-02-01), Lee et al.
patent: 6323735 (2001-11-01), Welland et al.
patent: 6335952 (2002-01-01), Lee et al.
patent: 6586309 (2003-07-01), Yeo et al.
patent: 6593826 (2003-07-01), See
patent: 6608367 (2003-08-01), Gibson et al.
patent: 6621140 (2003-09-01), Gibson et al.
patent: 6661301 (2003-12-01), Traub
patent: 6765284 (2004-07-01), Gibson et al.
patent: 6803665 (2004-10-01), Megahed et al.
patent: 6806785 (2004-10-01), Traub
patent: 6812575 (2004-11-01), Furusawa
patent: 6876266 (2005-04-01), Koo et al.
U.S. Appl. No. 10/443,835, filed May 23, 2003, Koo et al.
J. Cranincks et al., Wireless CMOS Frequency Synthesizer Design, Chapter 4, Bonding Wire Inductance VCOS, pp. 89-120, Kluewer Academic Publishers 1998.
Huh Hyungki
Koo Yi-do
Lee Jeong-Woo
Lee Kang Yoon
Lee Kyeongho
Fleshner & Kim LLP
GCT Semiconductor Inc.
Landau Matthew C.
Parker Kenneth
LandOfFree
Integrated circuit package having inductance loop formed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package having inductance loop formed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package having inductance loop formed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3580011