Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Patent
1997-10-23
1999-12-28
Williams, Alexander Oscar
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
257784, 257786, 257698, 257696, 257782, 257692, 361712, 361820, 361777, 174 524, 174261, H01L 2352, H01L 2328, H01L 2944, H05K 111
Patent
active
060085320
ABSTRACT:
A leadframe having individual bond fingers incorporating two or more alternate bonding areas. In one embodiment, conventional bond fingers having bonding areas in an outer row are augmented to include an additional conductive trace or intermediate portion terminating in a bonding area that is in general alignment with an inner row of bonding areas. Likewise, bond fingers having bonding areas in an inner row are enlarged to include an alternate bonding area that is in general alignment with the outer row of bonding areas. In another embodiment, bond fingers are arranged to provide multiple rows of closely-spaced staggered bonding areas to reduce bonding pitches. By providing alternate bonding areas in individual bond fingers, the manufacturing rules addressing staggered bond wire placement can be followed more readily, while simultaneously permitting the most convenient bond fingers to be utilized. The invention thereby adds significant flexibility to current staggered bonding techniques, and allows for a reduction in the size of many semiconductor dies.
REFERENCES:
patent: 4195195 (1980-03-01), de Misanda et al.
patent: 4951098 (1990-08-01), Albergo et al.
patent: 4980802 (1990-12-01), Champagne et al.
patent: 5018005 (1991-05-01), Lin et al.
patent: 5168368 (1992-12-01), Gow, III et al.
patent: 5208658 (1993-05-01), Murata
patent: 5309316 (1994-05-01), Yagi et al.
patent: 5373187 (1994-12-01), Sugino et al.
patent: 5441917 (1995-08-01), Rostoker et al.
patent: 5444303 (1995-08-01), Greenwood et al.
patent: 5465406 (1994-11-01), Kurashima
patent: 5483100 (1996-01-01), Marrs et al.
patent: 5489059 (1996-02-01), Rostoker et al.
patent: 5565385 (1996-10-01), Rostocker et al.
patent: 5567655 (1996-10-01), Rostoker et al.
patent: 5587607 (1996-12-01), Yasuda et al.
patent: 5635424 (1997-06-01), Rostoker et al.
patent: 5650651 (1997-07-01), Bui
patent: 5650660 (1997-07-01), Barrow
patent: 5656854 (1997-08-01), Westerkamp
patent: 5686764 (1997-11-01), Fulcher
patent: 5719449 (1998-02-01), Strauss
patent: 5726680 (1998-03-01), Mozdzen
patent: 5734559 (1998-03-01), Banerjee et al.
patent: 5742079 (1998-04-01), Poi
patent: 5744859 (1998-04-01), Ouchida
patent: 5764497 (1998-06-01), Mizumo
patent: 5767566 (1998-06-01), Suda
patent: 5773855 (1998-06-01), Colwell et al.
patent: 5773856 (1998-06-01), Beardens et al.
patent: 5783868 (1998-07-01), Gallaway
patent: 5796171 (1998-08-01), Koe et al.
patent: 5801450 (1998-09-01), Barrow
patent: 5801927 (1998-09-01), Watanabe
patent: 5814893 (1998-09-01), Hsu et al.
patent: 5898213 (1999-04-01), Torres et al.
LSI Logic Corporation
Williams Alexander Oscar
LandOfFree
Integrated circuit package having bond fingers with alternate bo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package having bond fingers with alternate bo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package having bond fingers with alternate bo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2384122