Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
2001-05-22
2004-11-16
Kielin, Erik (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
C257S667000, C257S670000
Reexamination Certificate
active
06818968
ABSTRACT:
BRIEF DESCRIPTION OF THE INVENTION
The present, invention relates generally to the field of semiconductor packaging. More specifically, the present invention relates to an integrated circuit package and a process for forming the same.
BACKGROUND OF THE INVENTION
Most integrated circuit packages share a substantially standard construction. Specifically, the actual circuitry is on a semiconductor die, which is mounted, usually by adhesive, to a relatively large (as compared to the die) mass or “slug” which acts as a heat sink.
The die has a plurality of bond pads through which power, ground, and signals are communicated outside the die. Bond wires are bonded, typically by a process known as “wirebonding,” to the bond pads. The other ends of the bond wires are wirebonded to one of a plurality of metallic lead fingers, or package leads, that lay on the heat sinking mass but are separated from it by a non-conductive layer. The nonconductive layer is typically an insulating adhesive tape, although it may be other materials such as a ceramic layer bonded to the heat sinking mass.
The package leads are generally formed by stamping from a single sheet of suitable conductive metal. The portions which are to protrude from the package as pins are joined together by a rectangular band of metal at their outer extremities, forming a unit known as a leadframe. To assemble the integrated circuit package, the insulating layer is applied to the heat sinking mass, and the leadframe is attached in place. The die is subsequently affixed, and the wire leads are wirebonded to the appropriate bond pads and package leads.
The entire assembly is then encased in a plastic or epoxy “mold compound” with ends of the package leads protruding as pins for connection to external devices.
As integrated circuit devices become more complex, the die sizes are becoming smaller. Decreasing die sizes have resulted in finer bond pad pitches, longer bond wire lengths, and closer wire-to-wire separation. At the same time, bond wire diameters are becoming thinner.
With the increase of bond wire span, reduction of bond wire diameter, and reduction in wire-to-wire separation, various problems arise in packaging these integrated circuits. One particularly glaring problem is that, when the bond wires are subject to injection molding, adjacent bond wires may come into contact with each other to form short-circuits.
Accordingly, it would be highly desirable to provide an improved integrated circuit package that overcomes the problems associated with increasing bond wire span, reduced bond wire diameter, and reduced wire-to-wire separation.
SUMMARY OF THE DISCLOSURE
The invention provides an improved integrated package and a process for forming the same. According to an embodiment of the invention, a substrate is first provided. A non-conductive lead finger mounting ring is attached to the peripheral region of the substrate. A die attachment pad (DAP) is attached onto the substrate and a plurality of lead fingers are attached to the non-conductive lead finger mounting ring. A semiconductor die is then attached onto the DAP. Bond wires are attached to the semiconductor die and to the lead fingers. An epoxy material is then dispensed over the semiconductor die, forming a protective encapsulation for the bond wires. The epoxy material is then cured. Thereafter, a mold compound is dispensed and molded to form a plastic encapsulation of the package. The epoxy encapsulation protects the bond wires from the mold compound, and prevents adjacent bond wires from short circuiting during the molding process. Thus, the present invention is particularly applicable to semiconductor dies that have a fine pad pitch.
A completed semiconductor package includes a semiconductor die with bond pads, a die attachment pad on which the semiconductor die is attached, and a substrate on which the die attachment pad is positioned. A non-conductive lead finger mounting ring is attached to the peripheral region of the substrate. Lead fingers are coupled to the lead finger mounting ring, and are coupled to the bond pads via bond wires. The bond wires are enclosed in an epoxy material. The die, the die attachment pad, the substrate, the lead finger mounting ring, and the epoxy material are enclosed in a mold compound.
REFERENCES:
patent: 3706840 (1972-12-01), Moyle et al.
patent: 3736475 (1973-05-01), Berner
patent: 4788583 (1988-11-01), Kawahara et al.
patent: 5055911 (1991-10-01), Ogata
patent: 5185653 (1993-02-01), Switky et al.
patent: 5206794 (1993-04-01), Long
patent: 5278446 (1994-01-01), Nagaraj et al.
patent: 5550406 (1996-08-01), McCormick
patent: 5723899 (1998-03-01), Shin
patent: 5807768 (1998-09-01), Shin
patent: 5989940 (1999-11-01), Nakajima
patent: 5998867 (1999-12-01), Jensen et al.
patent: 6133623 (2000-10-01), Otsuki et al.
patent: 6384487 (2002-05-01), Smith
patent: 3-58453 (1991-03-01), None
patent: 3-82059 (1991-04-01), None
patent: 404213864 (1992-08-01), None
patent: 402278845 (1992-11-01), None
patent: 5-67708 (1993-03-01), None
patent: 405315510 (1993-11-01), None
patent: 406169033 (1994-06-01), None
patent: 410022422 (1998-01-01), None
Altera Corporation
Kielin Erik
Mitchell James
Morgan & Lewis & Bockius, LLP
LandOfFree
Integrated circuit package and process for forming the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit package and process for forming the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit package and process for forming the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3345441