Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1984-09-24
1987-01-06
Chin, Tommy P.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358 39, H04N 521
Patent
active
046351191
ABSTRACT:
In an integrated circuit of a digital peaking filter for the digital luminance channel of a color-television receiver a DC component of the amplitude characteristic independent of the peaking factor is achieved by cascading a first subnetwork and a second subnetwork. The first subnetwork includes a first delay element and an adder at the input end of the digital filter. The output of the adder is coupled to the inputs of second and third delay elements and to the minuend input of a first subtracter. The first subtracter has its output connected to the input of a fourth delay element and to the subtrahend input of a second subtracter. The output of the second subtracter is coupled through a multiplier to the subtrahend input of a third subtracter whose minuend input is connected to the output of the second delay element. The output of the third subtracter is the digital filter output. The peaking factor is applied to the multiplier.
REFERENCES:
patent: 4107736 (1978-08-01), Lowry
patent: 4249209 (1981-02-01), Storey
patent: 4399461 (1983-08-01), Powell
Digital Pal-Decoder, By W. Weltersbach, et al., Fernseh-Und Kino-Technik, 35. Jahrgang, Nr. 9/1981, pp. 317-323.
Chin Tommy P.
IT&T Industries, Inc.
Lenkszus Donald J.
LandOfFree
Integrated circuit of a digital filter for the luminance channel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit of a digital filter for the luminance channel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit of a digital filter for the luminance channel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-688063