Integrated circuit memory with non-binary array configuration

Details Integrated circuit memory with non-binary array configuration Integrated circuit memory with non-binary array configuration

1993-04-21

1994-05-24

Fears, Terrell W.

Static information storage and retrieval

Addressing

36518904, 36523003, G11C 1140

Patent

active

053155580

ABSTRACT:
Memory arrays of non-binary physical dimensions are disclosed. A novel addressing scheme provides that multiple word lines are activated in response to each received address code. Generally, at least two physical block rows containing blocks of an addressed logical block row are activated in response to each address. Block rows containing redundant blocks are activated in response to every address. In a specific embodiment, a 1 M-bit array arranged in 11 rows of blocks and 6 columns of blocks functions as an 8.times.8 block logical array, with two blocks available for redundancy. The availability of non-binary physical arrays affords a designer new flexibility in meeting packaging constraints and redundancy specifications.

REFERENCES:
patent: 3906458 (1975-09-01), Ehlers
patent: 4047163 (1977-09-01), Choate et al.
patent: 4811297 (1989-03-01), Ogawa
patent: 4918662 (1990-04-01), Kondo

Affiliated with

Also associated with

Rating

Integrated circuit memory with non-binary array configuration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit memory with non-binary array configuration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit memory with non-binary array configuration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1978556