Integrated circuit marking and inspecting system

Details Integrated circuit marking and inspecting system Integrated circuit marking and inspecting system

1992-05-19

1993-07-13

Burr, Edgar S.

Printing

Special article machines

Bed and platen

101 43, 101 35, B41F 1720

Patent

active

052263614

ABSTRACT:
The inventive apparatus provides for the automated marking, inspecting and handling of a variety of singulated integrated circuit devices. The apparatus includes a computerized high speed vision system with operator touchscreen interface control of a novel series of electrical and mechanical operations to automatically receive integrated circuit devices from a suitable bulk input supply and sequentially inspect, align, mark, inspect, accept or reject, cure and discharge into a suitable bulk output supply, a high volume of properly marked integrated circuit devices, packaged and ready for shipment.

REFERENCES:
patent: 3344900 (1967-10-01), Orop
patent: 3603646 (1971-09-01), Leoff
patent: 3802559 (1974-04-01), Luchetti et al.
patent: 4398457 (1983-08-01), Takahashi et al.
patent: 4702163 (1987-10-01), Araki et al.
patent: 4981074 (1991-01-01), Machita et al.
patent: 5117963 (1992-06-01), Thayer et al.
patent: 5134932 (1992-08-01), Fujino

Affiliated with

Also associated with

Rating

Integrated circuit marking and inspecting system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit marking and inspecting system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit marking and inspecting system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2304739