Metal working – Method of mechanical manufacture – Electrical device making
Patent
1994-03-21
1995-07-18
Arbes, Carl J.
Metal working
Method of mechanical manufacture
Electrical device making
1566301, H05K 336
Patent
active
054329990
ABSTRACT:
A process for forming a multi-layer integrated circuit utilizes a rigid substrate covered by a dissolvable material layer, which is in turn coated by a protective material layer. Electrically conductive posts and a semiconductive material layer are then sequentially formed on the protective material layer. An integrated circuit is formed in the top surface of the semiconductive material layer. Upper conductive pads are formed on exposed ends of the conductive posts. The substrate, dissolvable material layer and protective material layer support each thin integrated circuit layer during fabrication and are removed to enable the integrated circuits to be interconnected into a stack via the conductive posts and pads. In another embodiment, the rigid substrate is formed of a dissolvable material layer which is in turn coated by a protective, insulating layer. The conductive posts and integrated circuit are formed on the substrate prior to dissolving the substrate to expose top and bottom pads attached to opposite ends of the conductive posts. The top and bottom pads of a plurality of like integrated circuits are connected to provide interconnection of multiple dies in a stacked arrangement.
REFERENCES:
patent: Re26899 (1970-05-01), Dion et al.
patent: 3761782 (1973-09-01), Youmans
patent: 3787252 (1974-01-01), Filippazzi et al.
patent: 4225900 (1980-09-01), Ciccio et al.
patent: 4231154 (1980-11-01), Gazdik et al.
patent: 4239312 (1980-12-01), Myer et al.
patent: 4275410 (1981-06-01), Grinberg et al.
patent: 4710798 (1987-12-01), Marcantonio
patent: 4829018 (1989-05-01), Wahlstrom
patent: 4840923 (1989-06-01), Flagello et al.
patent: 4862249 (1989-08-01), Carlson
patent: 4877752 (1989-10-01), Robinson
patent: 4897708 (1990-01-01), Clements
patent: 4917759 (1990-04-01), Fisher et al.
patent: 4930001 (1990-05-01), Williams
patent: 4939568 (1990-07-01), Kato et al.
patent: 4953005 (1990-08-01), Carlson et al.
patent: 4954875 (1990-09-01), Clements
patent: 4954878 (1990-09-01), Fox et al.
patent: 4956694 (1990-09-01), Eide
patent: 4982265 (1991-01-01), Watanabe et al.
patent: 4982266 (1991-01-01), Chatterjee
patent: 4991000 (1991-02-01), Bone et al.
patent: 5025303 (1991-06-01), Brighton
patent: 5082718 (1992-01-01), Chantraine et al.
patent: 5111278 (1992-05-01), Eichelberger
patent: 5116463 (1992-05-01), Lin et al.
patent: 5118385 (1992-06-01), Kumar et al.
patent: 5189505 (1993-02-01), Bartelink
patent: 5196089 (1993-03-01), Takada et al.
patent: 5199163 (1993-04-01), Ehrenberg et al.
Capps David F.
Szwarc Tyra M.
LandOfFree
Integrated circuit lamination process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit lamination process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit lamination process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2414762