Excavating
Patent
1990-08-30
1993-10-19
Atkinson, Charles E.
Excavating
324158R, 371 211, 371 225, G01R 3128
Patent
active
052552713
ABSTRACT:
The indicator circuit and method of this invention include an OR circuit having at least two inputs and an output. A signature mode signal input is connected to one input of the OR circuit and a special test mode signal input is connected to a second input of the OR circuit. A logic circuit for providing indicator signals has at least three inputs and at least two outputs. A first input to the logic circuit is connected to the output of the OR circuit. At least one signature address signal is connected to a second input of the logic circuit. The signal indicating the results of the special test mode is connected to a third input of the logic circuit. A first preprogrammed code indicator circuit has an input connected to a first output of the logic circuit and a second preprogrammed code indicator has an input connected to a second output of the logic circuit. The first preprogrammed code indicator may contain, for example, a manufacturer code. The second preprogrammed code indicator may contain, for example, a device code.
REFERENCES:
patent: 4380070 (1983-04-01), Steiner
patent: 4924391 (1990-05-01), Hirano
patent: 4975641 (1990-12-01), Tanaka et al.
patent: 5051996 (1991-09-01), Bergeson et al.
Tatman David
Truong Phat C.
Atkinson Charles E.
Donaldson Richard L.
Heiting Leo N.
Lindgren Theodore D.
Texas Instruments Incorporated
LandOfFree
Integrated circuit internal test mode indicator circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit internal test mode indicator circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit internal test mode indicator circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1357968