Integrated circuit input/output ESD protection circuit with gate

Details Integrated circuit input/output ESD protection circuit with gate Integrated circuit input/output ESD protection circuit with gate

1996-12-06

1998-09-29

Young, Brian K.

Electricity: electrical systems and devices

Safety and protection of systems and devices

High voltage dissipation

361 56, 361 91, 361111, H02H 100

Patent

active

058153608

ABSTRACT:
An integrated circuit structure with input/output gate voltage regulation and parasitic zener and junction diodes for protection against damage resulting from electrostatic discharge (ESD) events. The circuit includes a first protective FET connected between an input/output pad and a ground potential of the integrated circuit. A diode voltage regulator is also connected between the gate of the first protective FET and a reference potential of the integrated circuit. The first protective FET receives a voltage from its gate-drain overlap capacitance during an ESD event. The diode is operative during an ESD event to provide a sufficient voltage to the first FET gate to permit a desired ESD current flow through the first protective FET. In one embodiment the first FET is an NMOS device and the diode voltage regulator is a series of p-n forward biased diodes.

REFERENCES:
patent: 3777216 (1973-12-01), Armstrong
patent: 4807080 (1989-02-01), Clark
patent: 4819047 (1989-04-01), Gilfeather et al.
patent: 4870530 (1989-09-01), Hurst et al.
patent: 4890187 (1989-12-01), Tailliet et al.
patent: 4922371 (1990-05-01), Gray et al.
patent: 4962320 (1990-10-01), Okada et al.
patent: 4990802 (1991-02-01), Smooha
patent: 5028819 (1991-07-01), Wei et al.
patent: 5051853 (1991-09-01), Hosoya
patent: 5051860 (1991-09-01), Lee et al.
patent: 5060037 (1991-10-01), Rountree
patent: 5086365 (1992-02-01), Lien
patent: 5138413 (1992-08-01), Grosset et al.
patent: 5157573 (1992-10-01), Lee et al.
patent: 5159518 (1992-10-01), Roy
patent: 5594611 (1997-01-01), Consiglio et al.
Charvaka Duvvury and Carlos Diaz, "Dynamic Gate Coupling of NMOS for Efficient Output ESD Protection," IEEE Proceedings of the IRP, Sanvary, 1992, pp. 141-150.

Affiliated with

Also associated with

Rating

Integrated circuit input/output ESD protection circuit with gate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit input/output ESD protection circuit with gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit input/output ESD protection circuit with gate will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-691904