Integrated circuit inductor structure and non-destructive...

Details Integrated circuit inductor structure and non-destructive... Integrated circuit inductor structure and non-destructive...

2001-11-08

2004-04-13

Nguyen, Tuyen T. (Department: 2832)

Semiconductor device manufacturing: process

Making passive device

C257S531000, C336S200000

Reexamination Certificate

active

06720229

ABSTRACT:

TECHNICAL FIELD
The present invention generally relates to IC-technology and more specifically the invention relates to the formation of an electrical device structures such as e.g. an inductor structure, particularly a spiral inductor structure for radio frequency (RF) applications, integrated in an integrated circuit (IC), to the electrical device structure and the integrated circuit themselves, and to a method of etching and measuring etched depth non-destructively.
TECHNICAL BACKGROUND
The Problem Area and Known Solutions
Advanced silicon bipolar, CMOS or BiCMOS circuits are used today for high-speed applications in the 1-5 GHz frequency range, replacing circuits previously only possible to realize using III-V based technologies.
Inductor elements are often needed in high-frequency circuits building blocks like resonators and filters. An object common to all integrated technologies is to obtain inductors with high quality factors, so-called Q-values, and high operating frequencies (limited by the resonance frequency f
R
, at which Q has fallen to zero).
Recent advances in silicon IC processing technology have allowed inductor layouts with higher inductance per area and lower losses because of reduction of feature sizes and multilayer metallization with thick oxide to isolate the inductor from the substrate. A typical integrated inductor for 1-2 GHz circuits has inductance values in the 1-10 nH range and will occupy an area up to 500 &mgr;m×500 &mgr;m, which make it very large and costly to integrate. There are still considerable losses because of the resistivity of the metallization, coupling to the substrate and losses in the substrate. Inductors elements in the 1-10 nH range with Q-values higher than 15 at 1-2 GHz are hard to obtain using silicon IC-technology.
Integrated inductors are usually designed as octagonal or square spirals metal stripes
1
on an oxide
2
formed above a semiconductor substrate
3
as illustrated in FIG.
1
. An equivalent circuit for such inductor structure is schematically shown in FIG.
2
. The Q-value can be calculated at low frequency (where the substrate parasitic capacitances yet do not dominate the performance) as Q=&ohgr;L/r (&ohgr;=2&pgr;f, f being the frequency; and L and r are the inductance and the resistance, respectively, of the inductor).
Because of the capacitance C
ox
of the isolation material between the metallization pattern and the substrate, and the silicon substrate's conducting properties, i.e. its capacitance C
si
and resistance R
si
, see
FIG. 2
, the Q-value is reduced in the frequency range of interest (ranging from say a couple of hundred MHz to 10 GHz).
By using the upper conductor levels in a multilayer metallization system to design the inductor, the capacitance C
ox
is decreased because the inductor is further displaced from the substrate ground plane by a thick oxide. The Q-value of the inductor is consequently increased.
Another, more drastic, method is to selectively remove most of or all silicon under the inductor, see e.g. U.S. Pat. No. 5,539,241 (Abidi et al.); U.S. Pat. No. 5,930,637 (Chuang et al.), U.S. Pat. No. 5,773,870 (Su et al.); and U.S. Pat. No. 5,384,274 (Kanehachi et al.). The C
ox
parameter is lowered by the additional distance to the substrate created by the hole. This results in higher Q-values and higher self-resonant frequencies. The Q-value can be increased by a factor of two by such a removal in the form of a silicon etch from the backside of the substrate, giving air gaps of several hundred micrometers, but such techniques are not regarded as feasible in large scale production of silicon IC.
Solutions combining increased oxide thickness and partial substrate removal are known. In U.S. Pat. No. 5,833,299 (Merill et al.) is described a method where V or pyramidal shaped grooves are etched in the substrate, filled with oxide and planarized to form local islands with the result of a considerably increased isolation oxide thickness, compared to the rest of the circuit. On top of these islands, integrated inductors are formed.
Other methods to reduces the losses from the silicon substrate are disclosed in e.g. U.S. Pat. No. 5,742,091 (Hébert), where patterns of deep trenches filled with isolation material (already available in high-performance RF-IC process flows), are placed under the inductor structure to reduce the losses.
Improved techniques to remove silicon from substrate include formation of cavities in the substrate. In EP 0 971 412 A2 (Yoshida), a method is disclosed where large cavities (100 &mgr;m wide) are formed in the substrate, and subsequently filled with e.g. oxide, whereafter an inductor structure is formed thereon, and the material used to fill the cavity is then removed in a final step, to create an air-filled hole in the substrate.
In U.S. Pat. No. 6,025,261 (Farrar et al.), an inductor structure is described which incorporates polymer filled cavity structures etched in the passivation layer situated under the metal pattern for the inductor and the semiconducting substrate. However, the cavity structure is only formed in the passivation layer on top of the silicon substrate, and because of the limited thickness of this layer and the lower ∈
r
, compared to substrate silicon, the effectiveness of this structure is probably very limited.
In microelectromechnical technology (MEM), device structures are needed that can be used as sensors for pressure, acceleration, temperature etc. These structure can also be integrated on a chip, where detection electronics can be placed. In U.S. Pat. No. 6,012,336 (Eaton et al.) is disclosed a capacitance sensor structure which includes removing part of the silicon substrate, filling it with an insulator (such as silicon dioxide), and forming a structure on top of it, serving as the sensor.
Problems with Known Solutions
A solution is needed where silicon is removed under an integrated inductor structure. It must be compatible with conventional silicon IC processing, and add a minimum of additional process steps to the existing flow. The method must also be able to remove silicon fully or partly over areas larger than 500 &mgr;m×500 &mgr;m, since this is approximately the size of an integrated inductor used in communication equipment at 1-2 GHz of operating frequency.
Previously described concepts, referred to as prior art, include processing which is complex and complicated or not compatible with conventional IC processing or do involve an excessive number of steps.
Other known methods include filling the etched cavity with isolating material, e.g. silicon dioxide or a polymer. The dielectric constant ∈
r
of these materials are indeed lower, i.e. better, than that of silicon. However, an empty cavity has the lowest dielectric constant (i.e. ∈
r
=1), so if no filling can be used, this will be preferred.
Yet other methods do not provide for structures including empty cavities, which are strong enough to withstand subsequent processing, i.e. formation of a multilayer metallization system, which is part of the subsequent conventional IC flow. This may be particularly relevant for larger inductor structures such as 500 &mgr;m×500 &mgr;m, and larger.
SUMMARY OF THE INVENTION
It is consequently an object of the present invention to provide a method in the fabrication of an integrated circuit, particularly an integrated circuit for radio frequency applications, for forming an electrical device structure, particularly an inductor structure, while overcoming at least some of the problems associated with the prior art.
It is a further object of the present invention to provide a structure formation method, which is capable of fabricating inductor structures, which obtain high Q-values and high resonance frequency.
It is still a further object of the invention to provide such structure formation method, which is capable of fabricating electrical device structures, including inductor structures, which are mechanically strong and durable.
It is yet a further object of the invention to prov

Affiliated with

Also associated with

Rating

Integrated circuit inductor structure and non-destructive... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit inductor structure and non-destructive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit inductor structure and non-destructive... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3205427