Integrated circuit including memory array incorporating...

Details Integrated circuit including memory array incorporating... Integrated circuit including memory array incorporating...

2007-02-13

2007-02-13

Tran, Michael (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S230050

Reexamination Certificate

active

11026492

ABSTRACT:
A monolithic integrated circuit includes a memory array having first and second groups of NAND strings, each NAND string comprising at least two series-connected devices and coupled at one end to an associated global array line. NAND strings of the first and second groups differ in at least one physical characteristic, such as the number of series-connected devices forming the NAND string, but both groups are disposed in a region of the memory array traversed by a plurality of global array lines. The memory array may include a three-dimensional memory array having more than one memory plane. Some of the NAND strings of the first group may be disposed on one memory plane, and some of the NAND strings of the second group may be disposed on another memory plane. In some cases, NAND strings of both groups may share global array lines.

REFERENCES:
patent: 5969990 (1999-10-01), Arase
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6115287 (2000-09-01), Shimizu et al.
patent: 6191999 (2001-02-01), Fujieda et al.
patent: 6295227 (2001-09-01), Sakui et al.
patent: 6370081 (2002-04-01), Sakui et al.
patent: 6614070 (2003-09-01), Hirose et al.
patent: 6856572 (2005-02-01), Scheuerlein et al.
patent: 6859410 (2005-02-01), Scheuerlein et al.
patent: 6876569 (2005-04-01), Itoh et al.
patent: 6960794 (2005-11-01), Walker et al.
patent: 7012299 (2006-03-01), Mahajani et al.
patent: 7023739 (2006-04-01), Chen et al.
patent: 2001/0055838 (2001-12-01), Walker et al.
patent: 2003/0095448 (2003-05-01), Ichige et al.
patent: 2003/0155582 (2003-08-01), Mahajani et al.
patent: 2003/0202406 (2003-10-01), Issa
patent: 2003/0214835 (2003-11-01), Nejad et al.
patent: 2003/0227795 (2003-12-01), Seyyedy et al.
patent: 2003/0235063 (2003-12-01), Van Brocklin et al.
patent: 2004/0001348 (2004-01-01), Vyvoda et al.
patent: 2004/0057276 (2004-03-01), Nejad et al.
patent: 2004/0124466 (2004-07-01), Walker et al.
patent: 2004/0125629 (2004-07-01), Scheuerlein et al.
patent: 2004/0145024 (2004-07-01), Chen et al.
patent: 2004/0190360 (2004-09-01), Scheuerlein
patent: 2005/0018485 (2005-01-01), Noguchi et al.
patent: 2005/0056869 (2005-03-01), Ichige et al.
patent: 2005/0121790 (2005-06-01), Cleeves et al.
patent: 2005/0122779 (2005-06-01), Fasoli et al.
patent: 2005/0122780 (2005-06-01), Chen et al.
patent: 2005/0123837 (2005-06-01), Chen et al.
patent: 2005/0127519 (2005-06-01), Scheuerlein et al.
patent: 2005/0128807 (2005-06-01), Chen et al.
patent: 2005/0226049 (2005-10-01), Jeong et al.
patent: 2006/0145193 (2006-07-01), So et al.
patent: 2006/0146639 (2006-07-01), Fasoli et al.
patent: 0 395 886 (1990-11-01), None
Compardo, Giovanni, et al., “40-mm23-V-Only 50-MHz 64-Mb 2-b/cell CHE NOR Flash Memory,” IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1655-1667.
Motta, Ilaria, et al., “High-Voltage Management in Single-Supply CHE NOR-Type Flash Memories,” Proceedings of the IEEE, vol. 91, No. 4, Apr. 2003, pp. 554-568.
Okuda, Takashi and Murotani, Tatsunori, “A Four-Level Storage 4-Gb DRAM,” IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997, pp. 1743-1747.
Nishihara, Toshiyuki et al., “A Quasi-Matrix Ferroelectric Memory for Future Silicon Storage,” IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1479-1484.

Affiliated with

Also associated with

Rating

Integrated circuit including memory array incorporating... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit including memory array incorporating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit including memory array incorporating... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3887287