Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1995-05-24
1997-06-10
Nguyen, Tan T.
Static information storage and retrieval
Addressing
Plural blocks or banks
365200, 365207, G11C 800
Patent
active
056383347
ABSTRACT:
The present invention includes a memory device having a plurality of independently addressable memory sections, each of the memory sections is assigned a portion of the range of addresses. A plurality of address registers coupled to the plurality of the memory sections, each address register for storing information indicating a portion of the range of addresses that corresponds to one of the plurality of memory sections. One of the plurality of the address registers specifies that a zero portion of the range of the addresses is assigned to one of the plurality of memory sections if the at least one of the plurality of the memory sections is defective.
REFERENCES:
patent: 3633166 (1972-01-01), Picard et al.
patent: 3740723 (1973-06-01), Beausoleil et al.
patent: 3758761 (1973-09-01), Henrion
patent: 3771145 (1973-11-01), Wiener
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3882470 (1975-05-01), Hunter
patent: 3924241 (1975-12-01), Kronies
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 3972028 (1976-07-01), Weber et al.
patent: 3975714 (1976-08-01), Weber et al.
patent: 3983537 (1976-09-01), Parsons et al.
patent: 4007452 (1977-02-01), Hoff, Jr.
patent: 4038648 (1977-07-01), Chesley
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4191996 (1980-03-01), Chesley
patent: 4205373 (1980-05-01), Shah et al.
patent: 4234934 (1980-11-01), Thorsrud
patent: 4247817 (1981-01-01), Heller
patent: 4249247 (1981-02-01), Patel
patent: 4263650 (1981-04-01), Bennett et al.
patent: 4286321 (1981-08-01), Baker et al.
patent: 4306298 (1981-12-01), McElroy
patent: 4315308 (1982-02-01), Jackson
patent: 4333142 (1982-06-01), Chesley
patent: 4354258 (1982-10-01), Sato
patent: 4355376 (1982-10-01), Gould
patent: 4421996 (1983-12-01), Chuang et al.
patent: 4443864 (1984-04-01), McElroy
patent: 4449207 (1984-05-01), Kung et al.
patent: 4468738 (1984-08-01), Hansen et al.
patent: 4481625 (1984-11-01), Roberts et al.
patent: 4488218 (1984-12-01), Grimes
patent: 4571672 (1986-02-01), Hatada et al.
patent: 4595923 (1986-06-01), McFarland, Jr.
patent: 4630193 (1986-12-01), Kris
patent: 4635192 (1987-01-01), Ceccon et al.
patent: 4646270 (1987-02-01), Voss
patent: 4649511 (1987-03-01), Gdula
patent: 4649516 (1987-03-01), Chung et al.
patent: 4660141 (1987-04-01), Ceccon et al.
patent: 4675813 (1987-06-01), Locke
patent: 4706166 (1987-11-01), Go
patent: 4719627 (1988-01-01), Peterson et al.
patent: 4745548 (1988-05-01), Blahut
patent: 4748320 (1988-05-01), Yorimoto et al.
patent: 4758993 (1988-07-01), Takemae
patent: 4775931 (1988-10-01), Dickie et al.
patent: 4779089 (1988-10-01), Theus
patent: 4785394 (1988-11-01), Fischer
patent: 4811202 (1989-03-01), Schabowski
patent: 4818985 (1989-04-01), Ikeda
patent: 4837682 (1989-06-01), Culler
patent: 4860198 (1989-08-01), Takenaka
patent: 4882669 (1989-11-01), Miura et al.
patent: 4932002 (1990-06-01), Houston
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4998069 (1991-03-01), Nguyen
patent: 5012408 (1991-04-01), Conroy
patent: 5038317 (1991-08-01), Callan et al.
patent: 5038320 (1991-08-01), Heath et al.
patent: 5040153 (1991-08-01), Fung et al.
patent: 5111423 (1992-05-01), Kopec, Jr. et al.
patent: 5117494 (1992-05-01), Costes et al.
patent: 5129069 (1992-07-01), Helm et al.
patent: 5175831 (1992-12-01), Kumar
patent: 5193199 (1993-03-01), Dalrymple et al.
patent: 5301162 (1994-04-01), Shimizu
patent: 5371892 (1994-12-01), Peterson et al.
patent: 5410512 (1995-04-01), Takase et al.
Anant Agarwal, et al., "An Analytical Cache Model", ACM Transactions on Computer Systems, vol. 7, No. 2, May 1989, pp. 184-215.
Anant Agarwal, et al., "An Evaluation of Directory Schemes for Cache Coherence," IEEE Ch 2545 Feb. 1988; pp. 280-289.
Chesley, Virtual Memory Integration, Submitted to IEETC, Sep., 1983.
Matick, Richard E. "Comparison of Memory Chip Organizations vs. Reliability In Virtual Memories", FTCS 12th Annual International Symposium, IEEE Computer Society, (Jun, 1982) pp. 223-227.
Peterson, "System-Level Concerns Set Performance Gains", High Performances Systems, pp. 71-77 (Sep., 1989).
T. Yang, et al., "A 4-ns 4k x 1-bit Two-Port BiCMOS SRAM", IEEE Journal of Solid-State Circuits, vol. 23, No. 5, pp. 1030-1040 (Oct., 1988).
Hart, "Multiple Speed CPU Subsystems", High Performance Systems pp. 46-55; Sep., 1989.
Hawley, "Superfast Bus Supports Sophisticated Transactions", High Performace Systems pp. 90-94; Sep., 1989.
Khan, "What's the Best Way to Minimize Memory Traffic", High Performance Systems, pp. 59-67; Sep., 1989.
Kwon, S.K., et al, "Memory Chip Organizations for Improved Reliability in Virtualk Memories" IBM Technical Disclosure Bulletin, vol. 25, No. 6, Nov., 1982 pp. 2952-2957.
Margulis, Neal, "Single Chip RISC CPU Eased System Design", High Performance Systems, pp. 34-36, 40-44 (Sep., 1989).
Farmwald Michael
Horowitz Mark
Nguyen Tan T.
Rambus Inc.
LandOfFree
Integrated circuit I/O using a high performance bus interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit I/O using a high performance bus interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit I/O using a high performance bus interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-770535