Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1994-03-31
1996-04-30
Auve, Glenn A.
Static information storage and retrieval
Magnetic bubbles
Guide structure
36518902, 36523002, 395550, G06F 1300
Patent
active
055133274
ABSTRACT:
A dynamic random access memory (DRAM). The DRAM comprises a first circuit for providing a clock signal and a conductor for coupling the DRAM to a bus. A receiver circuit is coupled to the conductor and the first circuit for latching information received from the conductor in response to detecting each of a rising edge of the clock signal and a falling edge of the clock signal. The receiver circuit may include a first input receiver for latching information in response to the rising edge of the clock signal and a second input receiver for latching information in response to the falling edge of the clock signal.
REFERENCES:
patent: 3721838 (1973-03-01), Brickman et al.
patent: 3740723 (1973-06-01), Beausoleil et al.
patent: 3753244 (1973-08-01), Sumilas et al.
patent: 3758761 (1973-09-01), Henrion
patent: 3771145 (1973-11-01), Wiener
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 3882470 (1975-05-01), Hunter
patent: 3924241 (1975-12-01), Kronies
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 3972028 (1976-07-01), Weber et al.
patent: 3975714 (1976-08-01), Weber et al.
patent: 3983537 (1976-09-01), Parsons et al.
patent: 4007452 (1977-02-01), Hoff, Jr.
patent: 4038648 (1977-07-01), Chesley
patent: 4099231 (1978-07-01), Kotok et al.
patent: 4191996 (1980-03-01), Chesley
patent: 4205373 (1980-05-01), Shah et al.
patent: 4247817 (1981-01-01), Heller
patent: 4249247 (1981-02-01), Patel
patent: 4250570 (1981-02-01), Tsang et al.
patent: 4286321 (1981-08-01), Baker et al.
patent: 4306298 (1981-12-01), McElroy
patent: 4315308 (1982-02-01), Jackson
patent: 4333142 (1982-06-01), Chesley
patent: 4355376 (1982-10-01), Gould
patent: 4373183 (1983-02-01), Means et al.
patent: 4443864 (1984-04-01), McElroy
patent: 4449207 (1984-05-01), Kung et al.
patent: 4468738 (1984-08-01), Hansen et al.
patent: 4470114 (1984-09-01), Gerhold
patent: 4481625 (1984-11-01), Roberts et al.
patent: 4488218 (1984-12-01), Grimes
patent: 4500905 (1985-02-01), Shibata
patent: 4519034 (1985-05-01), Smith et al.
patent: 4595923 (1986-06-01), McFarland, Jr.
patent: 4630193 (1986-12-01), Kris
patent: 4646270 (1987-02-01), Voss
patent: 4649511 (1987-03-01), Gdula
patent: 4649516 (1987-03-01), Chung et al.
patent: 4654655 (1987-03-01), Kowalski
patent: 4706166 (1987-11-01), Go
patent: 4719627 (1988-01-01), Peterson et al.
patent: 4745548 (1988-05-01), Blahut
patent: 4764846 (1988-08-01), Go
patent: 4770640 (1988-09-01), Walter
patent: 4779089 (1988-10-01), Theus
patent: 4785394 (1988-11-01), Fischer
patent: 4803621 (1989-02-01), Kelly
patent: 4811202 (1989-03-01), Schabowski
patent: 4818985 (1989-04-01), Ikeda
patent: 4837682 (1989-06-01), Culler
patent: 4860198 (1989-08-01), Takenaka
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4975763 (1990-12-01), Baudouin et al.
patent: 5023488 (1991-06-01), Gunning
patent: 5077693 (1991-12-01), Hardee et al.
patent: 5179670 (1993-01-01), Farmwald et al.
patent: 5361277 (1994-11-01), Grover
N. F. Brickman-"Redundant Memory Cell and Decoder", IBM Technical Disclosure Bulletin, vol. 13, No. 7-Dec. 1970.
S. E. Schuster-"Selective Metalization Removal for Redundancy", IBM Technical Disclosure Bulletin, vol. 15, No. 2-Jul. 1972.
H. Schumacher et al., "CMOS Subnanosecond True-ECL Output Buffer," IEEE Journal of Solid-State Circuits, vol. 25, No. 1, pp. 150-154 (Feb. 1990).
International Search Report Dated Jul. 8, 1991 for PCT Patent Application No. PCT/US91/02590 filed Apr. 16, 1991.
T. Yang, M. Horowitz, B. Wooley, "A 4-ns 4K.times.1-bit Two-Port BiCMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 23, No. 5, pp. 1030-1040 (Oct. 1988).
"Burndy Connects" Advertisement, Electronic Engineering Times, pp. T24-T25 (Feb. 24, 1986).
J. Brisone, "A Classification for Serial Loop Data Communications Systems," Raleigh Patent Operations (Nov. 2, 1972).
A. Khan, "What's the Best Way to Minimize Memory Traffic," High Performance Systems, pp. 59-67 (Sep. 1989).
Agarwal et al., "An Evaluation of Directory Schemes for Cache Coherence," The 15th Annual International Symposium on Computer Architecture, pp. 280-289 (May 30-Jun. 2, 1988).
Argarwal et al., "An Analytical Cache Model," ACM Transactions on Computer Systems, vol. 7, No. 2, pp. 184-215 (May 1989).
Beresford, "How to Tame High Speed Design," High-Performance Systems, pp. 78-83 (Sep. 1989).
John C. Carson, "Advanced On-Focal Plane Signal Processing for Nonplanar Infrared Mosaics," SPIE, Mosaic Focal Plane Methodologies II, vol. 311, pp. 53-58 (1981).
Chesley, "Virtual Memory Integration," Submitted to IEETC (Sep. 1983).
Davidson, "Electrical Design of a High Speed Computer Package," IBM J. Res. Develop., vol. 26, No. 3, pp. 349-361 (May 1982).
Hart, "Multiple Chips Speed CPU Subsystems," High-Perf. Systems, pp. 46-55 (Sep. 1989).
Horowitz et al., "MIPS-X: A 20-MIPS Peak 32-bit Microprocessor with On-Chip Cache," IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, pp. 790-799 (Oct. 1987).
Kwon et al., "Memory Chip Organizations for Improved Reliability in Virtual Memories," IBM Technical Disclosure Bulletin, vol. 25, No. 6, pp. 2952-2957 (Nov. 1982).
Pease et al., "Physical Limits to the Useful Packaging Density of Electronic Systems," (Sep. 1988).
Peterson, "System-Level Concerns Set Performance Gains," High-Performance Systems, pp. 71-77 (Sep. 1989).
Wooley et al., "Active Substrate System Integration," Private Communication, Semiconductor Research Corporation, 4 pages (Mar. 15, 1988).
David Hawley, "Superfast Bus Supports Sophisticated Transactions," High Performance Systems, pp. 90-94 (Sep. 1989).
R. Matick, "Comparison of Memory Chip Organizations vs. Reliability in Virtual Memories," FTCS 12th Annual International Symposium Fault-Tolerant Computing, IEEE Computer Society Fault-Tolerant Technical Committee, pp. 223-227 (Jun. 22-24, 1982).
Farmwald Michael
Horowitz Mark
Auve Glenn A.
Rambus Inc.
LandOfFree
Integrated circuit I/O using a high performance bus interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit I/O using a high performance bus interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit I/O using a high performance bus interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-636461