Integrated circuit having processor coupled by common bus to pro

Details Integrated circuit having processor coupled by common bus to pro Integrated circuit having processor coupled by common bus to pro

1994-09-21

1997-05-06

Ellis, Richard L.

G06F 1300

Patent

active

056279892

ABSTRACT:
The present invention discloses an integrated circuit having a data bus, an address bus, a processor and a memory each connected to the data bus and the address bus, a first transmitter for transmitting data inputted to a data terminal to the data bus, a second transmitter for transmitting data on the data bus to the data terminal, a third transmitter for transmitting an address inputted to an address terminal to the address bus, and signal generate means for generating signals to set the respective outputs from the first and third transmitters to the high impedance in response to a memory read request supplied from the processor, for generating signals to set the respective outputs from a data output of memory module to transmit data from the memory to the data bus, the first transmitter, and the third transmitter to the high impedance in response to a memory write request, for generating signals to set the respective outputs from a data output of processor module and an address output of processor module to output data and an address from the processor to the data bus and the address bus, respectively to the high impedance in response to a memory read request from an external device, and for generating signals to set the respective outputs from the data output of processor module and the address output of processor module in response to a memory write request from an external device, the integrated circuit further including a fourth transmitter for transmitting an address on the address bus to the address terminal; wherein the signal generate means generates signals to set the outputs from the first and third transmitters to the high impedance in response to an external memory read request supplied from the processor, sets the respective outputs from the data output of memory module, the first transmitter, and the third transmitter to the high impedance in response to an external memory write request supplied from the processor, and responds to the read or write request from the external device in preference to the read or write request from the processor.

REFERENCES:
patent: 4153933 (1979-05-01), Blume, Jr. et al.
patent: 4532587 (1985-07-01), Roskell et al.
patent: 4604692 (1986-08-01), Murakami
patent: 4649511 (1987-03-01), Gdula
patent: 4670838 (1987-06-01), Kawata
patent: 4698750 (1987-10-01), Wilkie et al.
patent: 4718037 (1988-01-01), Thaden
patent: 5067077 (1991-11-01), Wakimoto et al.
patent: 5088023 (1992-02-01), Nakamura et al.

Affiliated with

Also associated with

Rating

Integrated circuit having processor coupled by common bus to pro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit having processor coupled by common bus to pro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having processor coupled by common bus to pro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2139885