Integrated circuit having integral decoupling capacitor

Details Integrated circuit having integral decoupling capacitor Integrated circuit having integral decoupling capacitor

1997-07-09

2001-10-16

Nguyen, Tuan H. (Department: 2823)

Semiconductor device manufacturing: process

Making passive device

Stacked capacitor

C438S399000

Reexamination Certificate

active

06303457

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to the design and fabrication of integrated circuit (IC) chips, and, more particularly, to IC chips having decoupling capacitance.
BACKGROUND OF THE INVENTION
As silicon device geometries shrink, IC chip densities and speed performance improve considerably. Systems with these devices switch in subnanosecond times with further advances in chip densities and performance being expected. This high speed switching results in high transient currents which cause supply voltage variations, generally known as power supply bounce. In response, decoupling capacitors have generally been used to isolate the devices from the power supply bounce.
Decoupling capacitors have been provided on chip carriers, modules which carry multiple IC chips. See, e.g., U.S. Pat. No. 5,134,539 to Tuckerman et al. and U.S. Pat. No. 4,675,717 to Herrero et al. However, due to the rapidly shrinking sizes and rapidly increasing speeds of integrated circuits, chip carrier decoupling capacitors do not sufficiently reduce or isolate the power supply bounce on the IC chips which it carries. Off-chip decoupling capacitors have been provided with wiring directly to the IC chip. However, the long wire connections have high resistance which necessarily limits the effectiveness of this capacitance due to the excessively large time constant. Also this technique leads to high costs due to discrete capacitor substrate complexity and assembly cost.
On-chip solutions have been attempted by fabricating parallel plate capacitor structures using two or more metal layers of an integrated circuit. For example, in Beach et al., High Dielectric Constant On-Chip Decoupling Capacitor Incorporated Into BEOL Fabrication Process, IBM Technical Disclosure Bulletin, October 1994, a decoupling capacitor is built between the final metal layer and the underlying metal layer. In U.S. Pat. No. 5,208,725 to Akcasu, an integral decoupling capacitor consisting of two sets of parallel conducting strips formed by the existing layers of an integrated circuit is disclosed. These techniques use significant numbers of metal wires that could otherwise be used for signal or logic wiring. A third decoupling capacitor fabrication technique utilizes structures built with gate oxide capacitors. These capacitors occupy a large silicon area of a chip and are prone to stress failure, thereby limiting yield and/or reliability. For example, if the oxide layer is not as thick as desired, a stress point may develop and, with time, cause the chip to fail. In addition, the oxide layer may have a thin hole or other defect which could cause the chip to fail immediately. Thus, these decoupling capacitors are inefficient and expensive.
There is an intensely felt need in the integrated circuit industry to provide a low cost and highly reliable integrated circuit having an integral decoupling capacitor. The present invention addresses this need as well as other needs.
SUMMARY OF THE INVENTION
The present invention is a decoupling capacitor for an integrated circuit. The integrated circuit has a final metal layer which includes a power bus. The decoupling capacitor comprises a dielectric film disposed over the final metal layer and a conductive film disposed over the dielectric layer, whereby capacitance may be provided in the dielectric layer.


REFERENCES:
patent: 4423087 (1983-12-01), Howard et al.
patent: 4439813 (1984-03-01), Dougherty et al.
patent: 4471405 (1984-09-01), Howard et al.
patent: 4638400 (1987-01-01), Brown et al.
patent: 4945399 (1990-07-01), Brown et al.
patent: 5134539 (1992-07-01), Tuckerman et al.
patent: 5208725 (1993-05-01), Akcasu
patent: 5254493 (1993-10-01), Kumar
patent: 5272600 (1993-12-01), Carey
patent: 5310695 (1994-05-01), Suzuki
patent: 5394294 (1995-02-01), Mei et al.
patent: 5563762 (1996-10-01), Leung et al.
patent: 5583739 (1996-12-01), Vu et al.
patent: 5587333 (1996-12-01), Johansson et al.
patent: 5589707 (1996-12-01), Cronin
patent: 5635421 (1997-06-01), Ting
patent: 56-62354 (1981-05-01), None
patent: 6-252362 (1994-09-01), None
S.M.Sze, VLSI technology, 2nd edition, pp 268, 1988.*
IBM Technical Disclosure Bulletin, vol. 34, No. 8, Jan. 1992, Dhong et al., Method of Increasing On-Chip VDD Decoupling Capacitance Using a Shielded Micro-Strip Structure, pp. 59-60.
IBM Technical Disclosure Bulletin, vol. 37, No. 10., Oct. 1994, Beach et al., “High Dielectric Constant On-Chip Decoupling Capacitor Incorporated into BEOL Fabrication Process,” pp. 413.
IBM Technical Disclosure Bulletin, vol. 38, No. 01, Jan. 1995, Dinger et al., “Controlled Impedance Very Large Scale Integration Interconnects with On-Chip Decoupling Capacitors,” pp. 373-375.

Affiliated with

Also associated with

Rating

Integrated circuit having integral decoupling capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit having integral decoupling capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having integral decoupling capacitor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2567486