Boots – shoes – and leggings
Patent
1994-08-26
1996-05-21
An, Meng-Ai
Boots, shoes, and leggings
36472415, 364229, 3642292, 3649483, 36494832, 364DIG2, G06F 1300
Patent
active
055198791
ABSTRACT:
An integrated data processing system includes a shared internal bus for transferring both instructions and data. A shared bus interface unit is connected to the shared internal bus and connectable via a shared external bus to a shared external memory array such that instructions and data held in the shared external memory array are transferrable to the shared internal bus via the shared bus interface unit. A general purpose (GP) central processing unit (CPU) is connected to the shared internal bus for retrieving GP instructions. The GP CPU includes an execution unit for executing GP instructions to process data retrieved by the GP CPU from the shared internal bus. A digital signal processor (DSP) module connected to the shared internal bus, the DSP module includes a signal processor for processing an externally-provided digital signal received by the DSP module by executing DSP command-list instructions. Execution of DSP command-list code instructions by the DSP module is independent of and in parallel with execution of GP instructions by the GP CPU. A shared internal memory that holds command-list code instructions and is connected for access by the DSP module for retrieval of command-list code instructions for execution by the DSP module and for access by the GP CPU for storage and retrieval of instructions and data. The DSP module includes a lattice filter mechanism for executing a single instruction to update propagating values of a vector responsive to the externally provided signal.
REFERENCES:
patent: 4443859 (1984-04-01), Wiggins
patent: 4594651 (1986-06-01), Jaswa et al.
patent: 4641238 (1987-02-01), Kneib
patent: 4701873 (1987-10-01), Schenk
patent: 4701936 (1987-10-01), Clark et al.
patent: 4768850 (1988-09-01), Moslehi et al.
patent: 4799144 (1989-01-01), Parruck et al.
patent: 4860191 (1989-08-01), Nomura et al.
patent: 4991169 (1991-02-01), Davis et al.
patent: 5028931 (1991-07-01), Ward
patent: 5029204 (1991-07-01), Shenoi et al.
patent: 5036539 (1991-07-01), Wrench, Jr. et al.
patent: 5111530 (1992-05-01), Kataragi et al.
patent: 5200981 (1993-04-01), Carmon
patent: 5208832 (1993-05-01), Greiss
patent: 5249205 (1993-09-01), Chennakeshu et al.
patent: 5291614 (1994-03-01), Baker et al.
patent: 5293586 (1994-03-01), Yamazaki et al.
Ruby B. Lee, "HP Precision: A Spectrum Architecture"; Hewlett Packard Co. IEEE 1989, pp. 242-251.
Fotland, David; "Hardware Design of the First HP Precision Architecture Computer"; Hewlett Packard Journal, Mar. 1987, pp. 4-17.
Ohad Falik et al; "NSC's Digital Answering Machines Solution"; IEEE 1992 pp. 132-137.
Hanoch, C. et al; "Functional design verification of the NS32FX16"; May 3, 1991 IEEE.
"A Pipelined interface for high floating point performance with precise exceptions"; IEEE Jun. 1988, pp. 77-87; Sorin Iocabovici.
"Application Specific Microprocessor"; IEEE 1990, pp. 351-354; Intrater et al.
"Architecture Considerations for SF--Core Based Microprocessor"; by National Semiconductor NSFX 16-15/NS32FX16; pp. 1-84, 1990.
"Digital Signal Processing", Alan V. Oppenheim and Ronald W. Schafer, Published 1975, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, pp. 8-61.
An Meng-Ai
National Semiconductor Corporation
LandOfFree
Integrated circuit having CPU and DSP for executing vector latti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having CPU and DSP for executing vector latti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having CPU and DSP for executing vector latti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2047420