Excavating
Patent
1993-12-02
1996-05-21
Voeltz, Emanuel T.
Excavating
371 226, 371 225, G01R 3128
Patent
active
055197132
ABSTRACT:
An integrated circuit includes a plurality of interconnected circuit modules having memory elements and logic elements therein. The modules collectively perform the operations of the integrated circuit. However, rather than testing the entire circuit and limiting the degree of fault coverage, individual modules can be tested on a module by module basis. To facilitate testing at the module level, the circuit includes a plurality of control cells connected to respective ones of the modules. Each of the control cells preferably includes a shift register latch for retaining a data signal corresponding to whether the respective module is to be sequentially tested or temporarily disabled. The control cells further comprise a pass-through transistor network for passing the system clock to one or more of the modules under test and for withholding the clock from the modules not under test. The method of the present invention includes steps for disabling one or more modules which are not under test and enabling those modules which are to be tested. The enabled modules are then tested sequentially, preferably using one or more outputs from the disabled modules. Testing of the integrated circuit occurs on a module by module basis until all modules are tested.
REFERENCES:
patent: 5027355 (1991-06-01), Stoica
patent: 5077740 (1991-12-01), Kanuma
patent: 5132974 (1992-07-01), Rosales
patent: 5230001 (1993-07-01), Chandra et al.
Agrawal et al., "Design for Testability and Test Generation with Two Clocks" IEEE, 1991, pp. 112-117.
Charles H. Roth, Jr., Fundamentals of Logic Design, 2nd Ed., pp. 4-6 and 281-284, 1979.
T. W. Williams and N. C. Brown, Defect Level as a Function of Fault Coverage, IEEE Transactions on Computers, vol. C-30, No. 12, pp. 987-988, Dec., 1981.
Oscar H. Ibarra and Sartaj K. Sahni, Polynomially Complete Fault Detection Problems, IEEE Transactions on Computers, vol. C-24, No. 3, pp. 242-249, Mar., 1975.
Premachandran Menon, et al., Script: A Critical Path Tracing Algorithm for Synchronous Sequential Circuits, IEEE Transactions on Computer-Aided Design, vol. 10, No. 6, pp. 738-747, Jun., 1991.
Miron Abramovici, et al., Freeze!: A New Approach for Testing Sequential Circuits, 29th ACM/IEEE Design Automation Conference, pp. 22-25, 1992.
Miron Abramovici, et al., Digital Systems Testing and Testable Design, Computer Science Press, Chapter 6, pp. 249-253, 1990.
Miron Abramovici, et al., Digital Systems Testing and Testable Design, Computer Science Press, Chapter 9, pp. 358-411, 1990.
M. Abramovici, et al., SMART AND FAST: Test Generation for VLSI Scan-Design Circuits, IEEE Design & Test of Computers, vol. 3, No. 4, pp. 43-54, Aug., 1986.
S. Bhawmik, et al., Pascant: A Partial Scan and Test Generation System, Proc. Custom Integrated Circuits Conf., pp. 17.3.1-17.3.4, May, 1991.
Kwang-Ting Cheng & Vishwani D. Agrawal, An Economical Scan Design for Sequential Logic Test Generation, Proceedings of the 19th Symposium on Fault Tolerant Computing, pp. 28-35, 1989.
Thomas W. Williams & Kenneth P. Parker, Design for Testability--A Survey, Proceedings of the IEEE, pp. 98-112, 1983.
Thomas Niermann & Janak H. Patel, HITEC: A Test Generation Package for Sequential Circuits, Proc. European Conf. on Design Automation, pp. 214-218, 1991.
Baeg Sanghyeon
Rogers William A.
Kemper M.
The University of Texas System
Voeltz Emanuel T.
LandOfFree
Integrated circuit having clock-line control and method for test does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having clock-line control and method for test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having clock-line control and method for test will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2044936