Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Reexamination Certificate
1995-06-07
2002-03-12
Hardy, David (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
With peripheral feature due to separation of smaller...
C257S729000, C257S730000
Reexamination Certificate
active
06355973
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to sealing a semiconductor die edge, and more particularly to laser CVD sealing a semiconductor die edge.
BACKGROUND OF THE INVENTION
A semiconductor die is subject to reliability failure if contamination from the outside world enters the device. One likely entrance location for contamination in a semiconductor die is the edge of the die. Semiconductor manufacturers typically fabricate a diffused line or region around the edge of the die to lessen the possibility of this form of contamination. The diffused line or region may also be biased to ensure entrapment of contamination in the diffused region.
A protective overcoat may also be placed over the die to prevent contamination from entering the die through the top surface. The protective overcoat extends past the die edge to help the diffused region capture the contamination. But even these precautions will not prevent contamination from entering the active region of the die through irregularities in the diffused line or region.
Irregularities are introduced into the die when the slice containing the die is scribed and broken. The scribe operation is a rough mechanical procedure that can damage the protective structures used to prevent contamination from entering the die from the die edge. The damage generally manifests itself in the form of cracks and nicks in the protective structures. Normal final testing may fail to detect cracks which, unfortunately, show up after the die has been in the field for some time.
Incidental field failures may also occur when bond wires droop during assembly. The bond wire may get close or electrically contact the die edge altering the signal to the die by shorting the die edge.
What is needed is a method to prevent contamination from entering a die through cracks in the edge of the die. What is also needed is a method to prevent bond wires or bond tracks, which run across the die edge, from shorting to the die or one another due to conduction through the die.
SUMMARY OF THE INVENTION
In accordance with one embodiment of the invention, a die is enveloped by an ambient gas that will react to the presence of a particular wave length of light. A laser beam is focused on the edge of the die. The gas undergoes a photo chemical or pyrolytic reaction on the die edge to deposit a dielectric coating. The laser beam or the die is rotated until the dielectric coating covers the entire die edge. The dielectric coating acts as a seal that is impervious to water and other contamination that can reduce the die reliability. The dielectric coating also electrically insulates the die from its surroundings.
REFERENCES:
patent: 3918079 (1975-11-01), Youmans
patent: 4259682 (1981-03-01), Gamo
patent: 4317086 (1982-02-01), Scifres et al.
patent: 4477828 (1984-10-01), Scherer
patent: 4633573 (1987-01-01), Scherer
patent: 4782787 (1988-11-01), Roche
patent: 4807016 (1989-02-01), Douglas
patent: 4835592 (1989-05-01), Zommer
patent: 4992847 (1991-02-01), Tuckerman
patent: 5051865 (1991-09-01), Kato
patent: 5317186 (1994-05-01), Wills et al.
patent: 5451550 (1995-09-01), Wills et al.
patent: 27 30 367 (1989-01-01), None
patent: 0342681 (1989-11-01), None
patent: 54-131873 (1979-10-01), None
patent: 55-0093227 (1980-07-01), None
patent: 61-0148824 (1986-07-01), None
patent: 62-124768 (1987-06-01), None
patent: 87-0120053 (1987-06-01), None
Sze,Semiconductor Devices: Physics and Technology, 1985, pp. 381-382 and 417-420.
Rodriguez Paul Anthony
Wills Kendall Scott
Brady III W. James
Hardy David
Neerings Ronald O.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Integrated circuit having a sealed edge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having a sealed edge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having a sealed edge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2830209